

PHASE CONTROL SCR's .5 TO 5 AMPERES

GE TYP	<u>E</u>	C3	C103	C203	C5	C6	C7		C106	C107	C108
JEDEC		2N877-81 ⁽¹⁾		2N5060-64	2N2322-29		2N2344-48	2N1595-99, A	_		
ELECTF	RICAL SPECIFICATIONS										
VOLTA	GE RANGE	30-200	30-200	30-400	25-400	25-400	25-200	50-400	15-600	15-600	15- 6 00
	RD CONDUCTION										
IT(RMS	Max. RMS on-state current (A)	0.5	8.0	0.8	1.6	1.6	1.6	1.6	4.0	4.0	5.0
I _{T(AV)}	Max. average on-state current @ 180° conduction (A) @ T _C	0.32 © 85°C	0.50 @ 25°C	0.50 @ 25 C	1.0 @ 85°C	1.0 @ 85°C	1.0 @ 55°C	1.0 @ 110°C	2.5 @ 30°C	2.5 @ 20°C	3.75 @ 30°C
ITSM	Max. peak one cycle, non-repetitive surge current (A)	7	8	8	15	10	15	15	20	15	30
l²t	Max. I ² t for fusing for > 1.5 msec (A ² sec)			Ballat.	0.5	0.5		0,5	0.5	0.5	1
V _{TM}	Max. peak on-state voltage @ 25°C, 180° conduction, rated I _{T(AV)} (V)	1.6	1.5	1.5	2.2	1.4	2	2	2.2	2.5	1.35
R ₀ JC	Max. internal thermal resistance, dc junction-to-case (°C/W)	80	125	75	10	10	_	4.5	10	10	10
I _H	Max, holding current @ 25°C (mA)	4 5 4 5	5	5	2	5 5	1	10 1000 000	3	6 4	3
	Typical turn-off time (µsec) @ max. T	15	15	15	40	40	20	40	40	40	40
t _q						12.75			100	1100	100
t _d + t _r	Maximum turn-off time (μsec @ 110°C) Typical turn-on time (μsec @ 110°C)	1	1.4	1.4	1,4	1.4	1.4	1.2	1		1
di/dt	Max, rate-of-rise of turned-on current	and the same	1.4		50				50	50	50
T,	(A/μsec) Junction operating temperature range (°C)		-65 to 125	-65 to 125			-65 to 100	-65 to 150	-40 to 110	THE WAY OF	-40 to 11
BLOCK		Table 2 of the medical	00 10 120		00 10 120		00 10 100	and the state of t		1 10 10 10 10 10 10 10 10 10 10 10 10 10	
dv/dt	Typical critical rate-of-rise of off-state voltage, exponential to rated V _{DRM} @ max. rated T _J (V/µsec)	40	20	20	20	20	20	20	8	8	8
FIRING		FIGURE STATES		THE REAL PROPERTY.		A STATE OF THE STA		CALALLIA SOCIETA		SH, SKORDAN SORBAN SAL	
I _{GT}	Max. required gate current to trigger (μA) @ -65°C	300	500	500	350		75				
	@ -40° C		-	群 正量	/ -		/_ -	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	500		500
	@ 25°C	200	200	200	200	1000	20	10,000	200	500	200
V _{GT}	Max. required gate voltage to trigger (V) @ -65° C	A + A	1	1	1		1		- 0		-
	@ −40°C	$-0.14^{+0.1}$	-		-				1		1
	@ 25°C	0.8	8.0	0.8	0.8	0.8	0.8	3	0.8	0.8	0.8
V _{GT}	Min. required gate voltage to trigger (V) @ 110°C		_		- 1		_		0.2	0.2	0.2
	@ 125°C	0.05	0.1	0.1	0.1	0.1		The Hall		4 - 4 - 1 - 1	_
VOLTA	GE TYPES			West 1992							
Repetiti	ve Peak Forward and Reverse Voltages										
	15		8 -		JT				C106Q1	C107Q1	C108Q1
	25	Mar at	7.90		2N2322 C5U	C6U	2N2344		W -		_
	30 - 2	2N877	C103Y	2N5060 C203Y	4_2 9		900	$T_{-\frac{1}{2}}$	C106Y1	C1Q7Y1	C108Y1
	50		_		2N2323* C5F	C6F	2N2345	2N1595, A	C106F1	C107F1	C108F1
	60	2N878	C103YY	2N5061 C203YY	_		_				
	100	2N879	C103A	2N5062 C203A	2N2324* C5A	C6A	2N2346	2N1596, A	C106A1	C107A1	C108A1
	150	2N880		2N5063	2N2325 C5G	C6G	2N2347	Page 1	_	A Park	_
200 250		2N881	C103B	2N5064 C203B	2N2326* C5B	C68	2N2348	2N1597, A	C106B1	C107B1	C108B1
					2N2327 C5H						_
	300	Mary Mary Mary 17		C203C	2N2328* C5C	C6C		2N1598, A	C106C1	C107C1	C108C1
	400		_	C203D	2N2329 * C5D	C6D	_	2N1599, A	C106D1	C107D1	C108D
	500	12.54			-			10 II - 10	C106E1	C107E1	C108E1
	600	_				5.5		14.1	C106M1	C107M1	C108M
DACKA	GE OUTLINE NO.	112	195.1, 228	263	101	101	101	101	173	173	173

^{*}JAN & JANTX types available.

1. 2N885-89 available 20 mA max. IGT.

2. 2N2322A-28A available 20 mA max. IGT.

SCR

2N1595-99

2N929 SEE GES929 2N930 SEE GES930

The 2N1595 series of Silicon Controlled Rectifiers are planar-passivated, all-diffused, three junction, reverse blocking triode thyristors for low power switching and control applications. The 2N2322 series, which is also available, offers additional maximum specified electrical parameters.

- Painted external surface for maximum heat dissipation
- Single-ended package, ideal for printed circuit applications
- All-welded construction
- All-diffused, planar passivated
- Glass-to-metal seals



MAXIMUM ALLOWABLE RATINGS

туре	REPETITIVE PEAK OFF-STATE VOLTAGE, VDRM(1)	PEAK POSITIVE ANODE VOLTAGE PFV	REPETITIVE PEAK REVERSE VOLTAGE, V _{RRM}		
		T _G = -65°C to +125°C			
2N1595	50 Volts*	500 Volts	50 Volts*		
2N1596	100 Volts*	500 Volts	100 Volts*		
2N1597	200 Volts*	500 Volts	200 Volts *		
2N1598	300 Volts*	500 Volts	300 Volts*		
2N1599	400 Volts*	500 Volts	400 Volts*		


(1) Applies for 1000 ohms maximum, connected gate-to-cathode.


RMS On-State Current, $I_{T(RMS)}$	
Average On-State Current, I _{T(AV)}	Depends on conduction angle
, 111	(see Charts 3, 4, 5 and 6)
Peak One-Cycle Surge (Non-rep) On-State Current, I_{TSM}	15 Amperes*
Peak Gate Power Dissipation, PGM	0.1 Watts
Average Gate Power Dissipation, $P_{G(AV)}$	
Peak Positive Gate Current, I _{GM}	0.1 Amperes
Peak Positive Gate Voltage, V _{GM}	
Peak Negative Gate Voltage, V _{GM}	
Storage Temperature, T _{STG}	
Operating Temperature, T _J	

^{*} Indicates data included in JEDEC type number registration.

OUTLINE DRAWING (Conforms to JEDEC TO-5 Package Outline)

2N1595-99







TEST	SYMBOL		YP.		UNITS	TEST CONDITIONS	
Peak Off-State and	I _{DRM} &				$\mu \mathbf{A}$	$V_{ m DRM} = V_{ m RRM} = { m Rated~volts~peak,~R_{ m GK}} = 1000~{ m ohms.}$	
Reverse Current	$ m I_{RRM}$	_	2.0	10 1000*		$T_{\rm C} = +25^{\circ}{ m C}$ $T_{\rm C} = +125^{\circ}{ m C}$	
D.C. Gate Trigger Current	${ m I_{GS}}^{(1)}$		0.9	10*	mAdc	$T_{\rm \scriptscriptstyle C} = +25^{\circ}{ m C}, V_{\rm \scriptscriptstyle D} = 6~{ m Vdc}, R_{\rm \scriptscriptstyle L} = 12~{ m ohms}$	
D.C. Gate Trigger Voltage	$ m V_{GT}$		0.6	3.0*	Vdc	$T_{\rm C}=+25^{\circ}{ m C},$ $V_{\rm D}=6$ Vdc, $R_{\rm L}=12$ ohms	
Peak On-State Voltage	$ m V_{TM}$		1.25	2.0 *	Volts	$T_{\rm C} = +25^{\circ}{\rm C}, I_{\rm TM} = 1.0 {\rm A} {\rm peak}, 1 {\rm msec.}$ wide pulse. Duty cycle $\leq 2\%$.	
Holding Current	$ m I_H$	Z	1.0	r-di	mAdc	$T_{\rm C} = +25 ^{\circ} { m C}$, Anode Source Voltage = 12 Vdc, $R_{ m GK} = 1000$ ohms.	
Circuit Commutated Turn-Off Time	$\mathbf{t_q}$		40	U <u>.</u>	μsec	$T_{\rm C}=+125^{\circ}{\rm C}, I_{\rm TM}=1.0~{\rm A}~{\rm peak}.$ Rectangular current pulse, $50~\mu{\rm sec}$ duration. Rate of rise of current $<10{\rm A}/\mu{\rm sec}.$ Commutation rate $\le 5~{\rm A}/\mu{\rm sec}.$ Peak reverse voltage = Rated $V_{\rm RRM}$ volts max. Reverse voltage at end of turn-off time interval 15 volts. Repetition rate = 60 pps. Rate of rise of re-applied off-state voltage (dv/dt) = $20~V/\mu{\rm sec}.$ Off-state voltage = Rated $V_{\rm DRM}$ volts. Gate bias during turn-off time interval = 0 volts, $100~{\rm ohms}.$	
Turn-On Time	$t_d + t_r$		1.2		μSec	$T_{\rm C}=+25^{\circ}{\rm C}, V_{\rm D}={ m Rated}~V_{ m DRM}$ value. $I_{ m TM}=1.0~{ m A}.$ Gate trigger pulse = 6 volts, 300 ohms, 5 $\mu{ m sec}~{ m wide},0.1~\mu{ m sec}~{ m rise}$ time. Gate bias = 0 volts, 300 ohms.	

^{*} Indicates data included in JEDEC type number registration.

NOTE: (1) I_{GS} is defined in the circuit below:


2N1595-99






2. TYPICAL OFF-STATE AND REVERSE BLOCKING CHARACTERISTICS

1. TYPICAL ON-STATE CHARACTERISTICS




3. MAXIMUM ALLOWABLE CASE TEMPERATURE (150°C Junction Temp.)




4. MAXIMUM ALLOWABLE AMBIENT TEMPERATURE (125°C Junction Temp.)

2N1595-99

Charts 5 and 6 apply to latching applications where SCR need not block off-state voltage after being turned on, since the $V_{\rm DRM}$ specification does not apply above + 125°C junction temperature. SCR will again block rated off-state voltage after junction temperature drops below + 125°C.



5. MAXIMUM ALLOWABLE CASE TEMPERATURE (125°C Junction Temp.)



6. MAXIMUM ALLOWABLE AMBIENT TEMPERATURE (150°C Junction Temp.)