

Silicon PNP Power Transistors

2SB541

DESCRIPTION


- With TO-3 package
- High power dissipation

APPLICATIONS

- For power switching and general purpose applications

PINNING(see Fig.2)

PIN	DESCRIPTION
1	Base
2	Emitter
3	Collector

Absolute maximum ratings($T_a = \square$)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	-110	V
V_{CEO}	Collector-emitter voltage	Open base	-110	V
V_{EBO}	Emitter-base voltage	Open collector	-6	V
I_C	Collector current		-8	A
I_B	Base current		-3	A
P_C	Collector power dissipation	$T_C = 25 \square$	80	W
T_j	Junction temperature		150	\square
T_{stg}	Storage temperature		-65~150	\square

Silicon PNP Power Transistors

2SB541

CHARACTERISTICS

T_j=25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C =-50mA ; I _B =0	-110			V
V _{(BR)CBO}	Collector-base breakdown voltage	I _C =-1mA ; I _E =0	-110			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =-1mA ; I _C =0	-6			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =-3A; I _B =-0.3A			-1.5	V
I _{CBO}	Collector cut-off current	V _{CB} =-110V; I _E =0			-0.1	mA
I _{EBO}	Emitter cut-off current	V _{EB} =-6V; I _C =0			-0.1	mA
h _{FE}	DC current gain	I _C =-1A ; V _{CE} =-5V	40		200	
f _T	Transition frequency	I _C =-1A ; V _{CE} =-5V		9		MHz

Silicon PNP Power Transistors

2SB541

PACKAGE OUTLINE




Fig.2 outline dimensions (unindicated tolerance:±0.1mm)