

CD4007C Dual Complementary Pair Plus Inverter

General Description

The CD4007C consists of three complementary pairs of N-and P-channel enhancement mode MOS transistors suitable for series/shunt applications. All inputs are protected from static discharge by diode clamps to V_{DD} and $V_{SS}. \\$

For proper operation the voltages at all pins must be constrained to be between $\rm V_{SS}-0.3V$ and $\rm V_{DD}+0.3V$ at all times.

Features

■ Wide supply voltage range: 3.0V to 15V■ High noise immunity: 0.45 V_{CC} (typ.)

Ordering Code:


Order Number	Package Number	Package Description
CD4007CM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
CD4007CN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

VDD

Connection Diagram





 $\textbf{Note:} \ \text{All P-channel substrates are connected to V}_{\text{DD}} \ \text{and all N-channel substrates are connected to V}_{\text{SS-}}.$

Top View

© 1999 Fairchild Semiconductor Corporation

DS005943.prf

www.fairchildsemi.com

CD4007C

Absolute Maximum Ratings(Note 1)

 Dual-In-Line
 700 mW

 Small Outline
 500 mW

Note 1: This device should not be connected to circuits with the power on because high transient voltages may cause permanent damage.

DC Electrical Characteristics

		Conditions	Limits									
Symbol	Parameter		-40°C		+25°C		+85°C		Units			
	//		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
IL	Quiescent Device	V _{DD} = 5.0V			0.5		0.005	0.05			15	μΑ
	Current	V _{DD} = 10V			1.0		0.005	1.0			30	μΑ
P _D	Quiescent Device	V _{DD} = 5.0V			2.5	77	0.025	2.5	7		75	μW
	Dissipation Package	V _{DD} = 10V			10	7	0.05	10			300	μW
V _{OL}	Output Voltage	V _{DD} = 5.0V			0.05	ř	0	0.01			0.05	٧
	LOW Level	V _{DD} = 10V			0.05		0	0.01			0.05	V
V _{OH}	Output Voltage	V _{DD} = 5.0V	4.95			4.95	5.0		4.95			٧
	HIGH Level	V _{DD} = 10V	9.95	- / /		9.95	10		9.95			V
V_{NL}	Noise Immunity	$V_{DD} = 5.0V, V_{O} = 3.6V$		77	1.5		2.25	1.5			1.4	٧
	(All inputs)	$V_{DD} = 10V, V_{O} = 7.2V$			3.0		4.5	3.0			2.9	V
V_{NH}	Noise Immunity	$V_{DD} = 5.0V, V_{O} = 0.95V$	3.6			3.5	2.25		3.5			V
	(All Inputs)	$V_{DD} = 10V, V_{O} = 2.9V$	7.1			7.0	4.5		7.0			V
I _D N	Output Drive Current	$V_{DD} = 5.0V, V_{O} = 0.4V, V_{I} = V_{DD}$	0.35			0.3	1.0		0.24			mA
	N-Channel	$V_{DD} = 10V, V_{O} = 0.5V, V_{I} = V_{DD}$	1.2			1.0	2.5		0.8			mA
I _D P	Output Drive Current	$V_{DD} = 5.0 \text{V}, V_{O} = 2.5 \text{V}, V_{I} = V_{SS}$	-1.3			-1.1	-4.0		-0.9			mA
	P-Channel	$V_{DD} = 10V, V_{O} = 9.5V, V_{I} = V_{SS}$	-0.65			-0.55	-2.5		-0.45			mA
4	Input Current			-			10					pА


AC Electrical Characteristics (Note 2)

 $T_A = 25^{\circ}C$ and $C_L = 15$ pF and rise and fall times = 20 ns. Typical temperature coefficient for all values of $V_{DD} = 0.3\%/^{\circ}C$


TA = 25 G and GL = 15 pr and rise and rail times = 20 ris. Typical temperature coefficient for all values of VDD = 0.576 G								
Symbol	Parameter	Conditions	Min	Тур	Max	Units		
$t_{PLH} = t_{PHL}$	Propagation Delay Time	V _{DD} = 5.0V		35	75	ns		
43.40	H 3041 H 1 H	$V_{DD} = 10V$	/ .	20	50	ns		
$t_{TLH} = t_{THL}$	Transition Time	V _{DD} = 5.0V		50	100	ns		
	es conte	V _{DD} = 10V	1.7	30	50	ns		
Cı	Input Capacitance	Any Input		5		pF		

Note 2: AC Parameters are guaranteed by DC correlated testing.

www.fairchildsemi.com



www.agelectronica.com



Electrónica S.A. de C.V.

www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 IDENT PIN NO. 2 3 4 5 6 7 0.092 (2.337) DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 0.135 ± 0.005 $\frac{0.300 - 0.320}{(7.620 - 8.128)}$ 0.065 0.060 (1.524) 0.145 - 0.200TYP 4° TYP (1.651)(3.683 - 5.080)OPTIONAL ¥ $\frac{0.008 - 0.016}{(0.203 - 0.406)} \text{ TYP}$ 0.020

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

0.050 ± 0.010 TYP

(1.270 - 0.254)

 0.075 ± 0.015

(1.905 ± 0.381)

0.100 ± 0.010 TYP

Electrónica S.A. de C.V

LIFE SUPPORT POLICY

(0.508)

0.125 - 0.150

 $\overline{(3.175 - 3.810)}$

 $\frac{0.014-0.023}{(0.356-0.584)}\,\mathrm{TYP}$

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

(7.112) → MIN

 $0.325 ^{\,+\,0.040}_{\,-\,0.015}$

 $8.255 + 1.016 \\ -0.381$

N14A (REV F)

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.