

INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4085B

gates

Dual 2-wide 2-input AND-OR-invert gate

Product specification
File under Integrated Circuits, IC04

January 1995

HEF4085B gates

Pin diagram of the HEF4085B CMOS hex inverter. The chip is shown with 14 pins. Pin 14 is V_{DD} , pin 7 is V_{SS} , and pin 1 is ground. The input/output pins are labeled A_0 , A_1 , O_A , O_B , B_0 , B_1 , A_3 , A_2 , B_4 , A_4 , B_3 , B_2 . The chip is identified as HEF4085B and 7274258.1.

The diagram shows two 74257 ICs. The top IC has inputs 1 (A_0), 2 (A_1), 12 (A_2), 13 (A_3), and 10 (A_4). Its output O_A is connected to pin 3 of the bottom IC. The bottom IC has inputs 5 (B_0), 6 (B_1), 8 (B_2), 9 (B_3), and 11 (B_4). Its output O_B is connected to pin 4 of the bottom IC. The bottom IC also has pins 3 and 4 labeled with the numbers 3 and 4 respectively.

$$\begin{aligned} O_A &= \overline{A_0 \cdot A_1 + A_2 \cdot A_3 + A_4} \\ O_B &= \overline{B_0 \cdot B_1 + B_2 \cdot B_3 + B_4} \end{aligned}$$

7Z75425.1

www.agelectronica.com

Dual 2-wide 2-input AND-OR-invert gate

HEF4085B
gates**AC CHARACTERISTICS** $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	SYMBOL	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Propagation delays $A_n, B_n \rightarrow O_n$ HIGH to LOW	5	t_{PHL}	75	155 ns	48 ns + (0,55 ns/pF) C_L
	10		30	60 ns	19 ns + (0,23 ns/pF) C_L
	15		20	40 ns	12 ns + (0,16 ns/pF) C_L
	5	t_{PLH}	65	135 ns	38 ns + (0,55 ns/pF) C_L
	10		30	55 ns	19 ns + (0,23 ns/pF) C_L
	15		20	40 ns	12 ns + (0,16 ns/pF) C_L
Output transition times HIGH to LOW	5	t_{THL}	60	120 ns	10 ns + (1,0 ns/pF) C_L
	10		30	60 ns	9 ns + (0,42 ns/pF) C_L
	15		20	40 ns	6 ns + (0,28 ns/pF) C_L
	5	t_{TLH}	60	120 ns	10 ns + (1,0 ns/pF) C_L
	10		30	60 ns	9 ns + (0,42 ns/pF) C_L
	15		20	40 ns	6 ns + (0,28 ns/pF) C_L

	V_{DD} V	TYPICAL FORMULA FOR P (μW)	
Dynamic power dissipation per package (P)	5	$750 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
	10	$3200 f_i + \sum (f_o C_L) \times V_{DD}^2$	
	15	$9200 f_i + \sum (f_o C_L) \times V_{DD}^2$	