SN5474, SN54LS74A, SN54S74 SN7474. SN74LS74A, SN74S74

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.


The SN54' family is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74' family is characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

FUNCTION TABLE

	INPUT	S		OUTP	UTS
PRE	CLR	CLK	D	a	ā
L	Н	×	Х	Н	L
н	L	×	Х	L	н
L	L	×	Х	нt	H [†]
н	Н	†	Н	н	L
н	н	Ť	L	L	н
Н_	Н	L	X	Q ₀ .	\overline{a}_0

† The output levels in this configuration are not guaranteed to meet the minimum levels in V_{OH} if the lows at preset and clear are near V_{IL} maximum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.


logic symbol[‡]



[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


SN5474...J PACKAGE
SN54LS74A, SN54S74...J OR W PACKAGE
SN7474...N PACKAGE
SN74LS74A, SN74S74...D OR N PACKAGE
(TOP VIEW)



SN5474 . . . W PACKAGE (TOP VIEW)


1CLK			1PRE
1D[2	13]10
1CLR		12	D10
VCC	4		GND
2CLR	5	10]2 <u>0</u>
2D [6	9	
2CLK	7	8]2PRE

SN54LS74A, SN54S74 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

logic diagram (positive logic)



Copyright © 1988, Texas Instruments Incorporated






DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

schematics of inputs and outputs








DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

schematic

'LS74A



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage: '74, 'S74		5.5 V
'LS74A		7 V
Operating free-air temperature range:	SN54'	-55°C to 125°C
	SN74'	0°C to 70°C
Storage temperature range		-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

				SN547	4		SN7474		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				8.0			8.0	V
10Н	High-level output current				- 0.4			- 0.4	mA
IOL	Low-level output current				16		11	16	mA
		CLK high	30			30			
tw	Pulse duration	CLK low	37			37	/		ns
**		PRE or CLR low	30			30			
t _{su}	Input setup time before CLK†		20			20			ns
th	Input hold time-data after CLK †		5			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				t		SN5474			SN7474		UNIT V V V mA μA
PAI	RAMETER	T	EST CONDITION	VS'	MIN	TYP‡	MAX	MIN	TYP#	MAX	UNIT
VIK		VCC = MIN,	I ₁ = - 12 mA			7	- 1.5			1.5	٧
Vон		V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{1H} = 2 V,	V _{IL} = 0.8 V,	2.4	3.4		2.4	3.4		٧
VOL		V _{CC} = MIN, I _{OL} = 16 mA	V _{IH} = 2 V,	VIL = 0.8 V,	7/	0.2	0.4		0.2	0.4	V
11		VCC = MAX,	V ₁ = 5.5 V				1			1	mA
	D					7	40			40	
4н	CLR	1	V = 2.4.V				120			120	μΑ
	All Other	V _{CC} = MAX,	V ₁ = 2.4 V				80			80	
	D						- 1.6			– 1.6	
4	PRE §						- 1.6			- 1.6	
IIL.	CLR §	VCC = MAX,	$V_1 = 0.4 \text{ V}$				- 3.2			- 3.2	1
	CLK						- 3.2			- 3.2]
los¶		V _{CC} = MAX	-		- 20		- 57	- 18		– 57	mA
I _{CC} #		V _{CC} = MAX,	See Note 2			8.5	15		8.5	15	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: With all outputs open, ICC is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching charateristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
f _{max}				15	25		MHz
^t PLH	PRE or CLR	Q or $\overline{\overline{Q}}$				25	ns
^t PHL	PREOFCER	2012	$R_L = 400 \Omega$, $C_L = 15 pF$			40	ns
^t PLH	01.14	Q or Q			14	25	ns
tPHL	CLK	uoru			20	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[§]Clear is tested with preset high and preset is tested with clear high.

Not more than one output should be shown at a time.

[#]Average per flip-flop.

SN5474, SN54LS74A, SN54S74 SN7474. SN74LS74A, SN74S74

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

			St	154LS7	4A		SN74LS	74A	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			8.0	V
ЮН	High-level output current			•	- 0.4			- 0.4	mA
IOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		25	0		25	MHz
		CLK high	25			25			ns
t _W	Pulse duration	PRE or CLR low	25			25			113
		High-level data	20		1/	20			ns
t _{su}	Setup time-before CLK1	Low-level data	20		7/	20			
th	Hold time-data after CLK f		5			5			ns
Тд	Operating free-air temperature		- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SI	N54LS7	4A		N74LS7		UNIT V V mA μA
P#	RAMETER	TES	CONDITIONS 1		MIN	TYP‡	MAX	MIN	TYP‡	MAX	ONT
VIK	///	V _{CC} = MIN,	I _I = — 18 mA				1.5	7		– 1.5	٧
v _{OH}		V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{IH} = 2 V,	VIL = MAX,	2.5	3.4	4	2.7	3.4		٧
		V _{CC} = MIN, I _{OL} = 4 mA	VIL = MAX,	V _{IH} = 2 V,		0.25	0.4		0.25	0.4	V
VOL		V _{CC} = MIN, I _{OL} = 8 mA	VIL = MAX,	V _{IH} = 2 V,					0.35	0.5	
	D or CLK	\/ - 444 \	V ₁ = 7 V				0.1			0.1	mA
JI.	CLR or PRE	V _{CC} = MAX,	Λ1 = \ Λ				0.2			0.2	1,,,,
	D or CLK	.,	14 . 0 7 14				20			20	.,.Δ
ЧН	CLR or PRE	V _{CC} = MAX,	V ₁ = 2.7 V				40			40	
	D or CLK						- 0.4			- 0.4	mA
HL	CLR or PRE	V _{CC} = MAX,	V_{\parallel} = 0.4 V			-	- 0.8			- 0.8	1110
los§		V _{CC} = MAX,	See Note 4	177	- 20		- 100	- 20	r v	- 100	mA
ICC (To	tal)	V _{CC} = MAX,	See Note 2			4	8		4	8	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_O = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
f _{max}					25	33		MHz
^t PLH		Q or Q	R _L = 2 kΩ,	C _L = 15 pF		13	25	ns
tPHL	CLR, PRE or CLK	Q or Q				25	40	ns

Note 3: Load circuits and voltage waveforms are shown in Section 1.



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

SN5474, SN54LS74A, SN54S74 SN7474. SN74LS74A, SN74S74

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

				SN54S7	14		SN74S7	4	UNIT
				NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage		2			2			٧
VIL	Low-level input voltage				0.8			8.0	٧
ЮН	High-level output current			-	-1			- 1	mA
IOL	Low-level output current				20		11	20	mA
		CLK high	6			6			
tw	Pulse duration	CLK low	7.3			7.3	/		ns
••		CLR or PRE low	7			7			
		High-level data	3			3			
t _{su}	Setup time, before CLK f	Low-level data	3			3			ns
th	Input hold time - data after CLK 1		2			2			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

							SN54S74	1		N74874	1	UNIT
PAR	AMETER		TEST CONDITI	ONS		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK		V _{CC} = MIN,	I _I = 18 mA,					-1.2		/	- 1.2	V
V _{OH}		V _{CC} = MIN, I _{OH} = -1 mA	V _{IH} = 2 V,	V _{1L} = 0.8 V,		2.5	3.4		2.7	3.4		٧
VOL		V _{CC} = MIN, I _{OL} = 20 mA	V _{1H} = 2 V,	V _{IL} = 0.8 V,	//			0.5			0.5	V
11	7/	V _{CC} = MAX,	V _I = 5.5 V					1			1	mA
	D							50			50	
I _H	CLR	V _{CC} = MAX,	V _I = 2.7 V					150			150	μА
··· /	PRE or CLK							100			100	
	D							– 2			- 2	
_	CLR¶							- 6			6	mA
կլ	PRE¶	V _{CC} = MAX,	V ₁ = 0.5 V					4			-4	""
	CLK							- 4			-4	
loss		V _{CC} = MAX			-	- 40		- 100	- 40		- 100	mA
Icc#		V _{CC} = MAX,	See Note 2				15	25		15	25	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is

switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				75	110		MHz
^t PLH	PRÉ or CLR	Qorā			4	6	ns
	PRE or CLR (CLK high)	a or a	$R_1 = 280 \Omega$, $C_1 = 15 pF$		9	13.5	ns
^t PHL	PRE or CLR (CLK low)	u or u	$R_L = 280 \Omega$, $C_L = 15 pF$		5	8	
t _{PLH}	0.14				6	9	ns
tPHL	CLK	Q or Q			6	9	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. $^{\$}$ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

¹Clear is tested with preset high and preset is tested with clear high.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

