
# INTEGRATED CIRCUITS



Product specification
File under Integrated Circuits, IC06

December 1990

Philips Semiconductors





# Octal D-type flip-flop; positive edge-trigger; 3-state

# 74HC/HCT374

#### **FEATURES**

- 3-state non-inverting outputs for bus oriented applications
- · 8-bit positive, edge-triggered register
- · Common 3-state output enable input
- Independent register and 3-state buffer operation
- · Output capability: bus driver
- I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT374 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT374 are octal D-type flip-flops featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) and an output enable  $(\overline{OE})$  input are common to all flip-flops.

The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition.

When  $\overline{OE}$  is LOW, the contents of the 8 flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

The "374" is functionally identical to the "534", but has non-inverting outputs.

#### QUICK REFERENCE DATA

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

CVMDO	PARAMETER		CONDITIONS	TYP	UNUT	
SYMBOL		CONDITIONS	НС	НСТ	UNIT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	15	13	ns
f <sub>max</sub>	maximum clock frequency			77	48	MHz
C <sub>I</sub>	input capacitance			3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance	per flip-flop	notes 1 and 2	17	17	pF

### Notes

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:
  - f<sub>i</sub> = input frequency in MHz
  - f<sub>o</sub> = output frequency in MHz
  - $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$
  - C<sub>L</sub> = output load capacitance in pF
  - $V_{CC}$  = supply voltage in V
- 2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V

#### **ORDERING INFORMATION**

See "74HC/HCT/HCU/HCMOS Logic Package Information".


www.agelectronica.com

# Octal D-type flip-flop; positive edge-trigger; 3-state

74HC/HCT374

## **PIN DESCRIPTION**


PIN NO. SYMBOL I		NAME AND FUNCTION						
1	ŌĒ	3-state output enable input (active LOW)						
2, 5, 6, 9, 12, 15, 16, 19	Q <sub>0</sub> to Q <sub>7</sub>	3-state flip-flop outputs						
3, 4, 7, 8, 13, 14, 17, 18	D <sub>0</sub> to D <sub>7</sub>	data inputs						
10	GND	ground (0 V)						
11	СР	clock input (LOW-to-HIGH, edge-triggered)						
20	V <sub>CC</sub>	positive supply voltage						



www.agelectronica.com

Octal D-type flip-flop; positive edge-trigger; 3-state

74HC/HCT374




## **FUNCTION TABLE**

OPERATING	II	NPUT	S	INTERNAL	OUTPUTS		
MODES	ŌĒ	СР	D <sub>n</sub>	FLIP-FLOPS	Q <sub>0</sub> to Q <sub>7</sub>		
load and read	L	1	I	L	L		
register	L	1	h	Н	Н		
load register and	Н	1	ı	L	Z		
disable outputs	Н	1	h	Н	Z		

#### **Notes**

- 1. H = HIGH voltage level
  - h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition
  - L = LOW voltage level
  - I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
  - Z = high impedance OFF-state
  - ↑ = LOW-to-HIGH CP transition



# Octal D-type flip-flop; positive edge-trigger; 3-state

74HC/HCT374

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

# **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS	
OVMDOL		74HC							//		WAVEFORMS
SYMBOL			+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		50 18 14	165 33 28		205 41 35	1	250 50 43	ns	2.0 4.5 6.0	Fig.6
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time OE to Q <sub>n</sub>		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.7
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time OE to Q <sub>n</sub>		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.7
t <sub>THL</sub> /t <sub>TLH</sub>	output transition time		14 5 4	60 12 10	1	75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig.6
t <sub>W</sub>	clock pulse width HIGH or LOW	80 16 14	19 7 6	nic	100 20 17	A	120 24 20	zI.	ns	2.0 4.5 6.0	Fig.6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	60 12 10	14 5 4		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig.8
t <sub>h</sub>	hold time D <sub>n</sub> to CP	5 5 5	-6 -2 -2		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig.8
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	23 70 83		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig.6

# Octal D-type flip-flop; positive edge-trigger; 3-state

74HC/HCT374

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

## Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT									
ŌĒ	1.25									
CP	0.90		- W							
D <sub>n</sub>	0.35									

## **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 


			T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL	PARAMETER				74HC	UNIT	Vcc	WAVEFORMS				
STIMBOL			+25		-40 to +85		-40 to +125		125		WAVEFORWIS	
4	7	min.	typ.	max.	min.	max.	min.	max.		(V)		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		16	32		40		48	ns	4.5	Fig.6	
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time OE to Q <sub>n</sub>		16	30	C	38		45	ns	4.5	Fig.7	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time  OE to Q <sub>n</sub>		18	28		35		42	ns	4.5	Fig.7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig.6	
t <sub>W</sub>	clock pulse width HIGH or LOW	19	11		24		29		ns	4.5	Fig.6	
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	12	7		15		18		ns	4.5	Fig.8	
t <sub>h</sub>	hold time D <sub>n</sub> to CP	5	-3		5		5		ns	4.5	Fig.8	
f <sub>max</sub>	maximum clock pulse frequency	26	44		21		17		MHz	4.5	Fig.6	


# Octal D-type flip-flop; positive edge-trigger; 3-state

74HC/HCT374

### **AC WAVEFORMS**







www.agelectronica.com

Octal D-type flip-flop; positive edge-trigger; 3-state

74HC/HCT374

## **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".



December 1990