August 1986 FAIRCHILD Revised April 2000 SEMICONDUCTOR **DM74LS123 Dual Retriggerable One-Shot** with Clear and Complementary Outputs **General Description** Features The DM74LS123 is a dual retriggerable monostable multi-■ DC triggered from active-HIGH transition or active-LOW vibrator capable of generating output pulses from a few transition inputs nano-seconds to extremely long duration up to 100% duty Retriggerable to 100% duty cycle cycle. Each device has three inputs permitting the choice of ■ Compensated for V_{CC} and temperature variations either leading edge or trailing edge triggering. Pin (A) is an ■ Triggerable from CLEAR input active-LOW transition trigger input and pin (B) is an active-HIGH transition trigger input. The clear (CLR) input termi-DTL, TTL compatible nates the output pulse at a predetermined time indepen-Input clamp diodes dent of the timing components. The clear input also serves as a trigger input when it is pulsed with a low level pulse transition (רבר). To obtain the best trouble free operation from this device please read the operating rules as well as the Fairchild Semiconductor one-shot application notes carefully and observe recommendations. **Ordering Code:**

Order Number	Package Number	Package Description
DM74LS123M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS123SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS123N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.



Function Table

	Inputs		Out	tputs
CLEAR	Α	В	Q	Q
L	Х	Х	L	н
Х	н	Х	L	н,
×	x	L	Ľ	H
н	L	\uparrow	л	ъ
н	\downarrow	н	л	·υ
↑	L	Н	л	ъ
	CLEAR L X X H H	Inputs CLEAR A L X X H X X H L H ↓ H ↓ T L	Inputs CLEAR A B L X X X H X X H X H L ↑ H L ↑ H ↓ H ↑ L H	Inputs Out CLEAR A B Q L X X L X H X L X H X L X H X L H L ↑ H ↓ H H ↓ H ↑ L H

H = HIGH Logic Leve

L = LOW Logic Level X = Can Be Either LOW or HIGH

↑ = Positive Going Transition

 \downarrow = Negative Going Transition ___ = A Positive Pulse

L = A Positive Pulse

© 2000 Fairchild Semiconductor Corporation DS006386

www.fairchildsemi.com

DM74LS123 Dual Retriggerable One-Shot with Clear and Complementary Outputs

CLEAR input. Retriggering to 100% duty cycle is possible

by application of an input pulse train whose cycle time is shorter than the output cycle time such that a continuous

r_A = 25°C

 $V_{CC} = 5.0V$

.6 .8 1.0 1.2 1.4 1.6

"K" COEFFICIENT

B = 250

FIGURE 2.

5. For $C_X < 1000$ pF see Figure 3 for t_W vs. C_X family

TA = 25°C

"HIGH" logic state is maintained at the "Q" output.

100 µE

10 ul

1 μF

0.1 µF

10³ pF

10² pF

10 pF

0.2 .4

curves with R_X as a parameter:

10

10⁴

ŭ 10⁴ pF



Functional Description

The basic output pulse width is determined by selection of an external resistor (R_X) and capacitor (C_X). Once triggered, the basic pulse width may be extended by retriggering the gated active-LOW transition or active-HIGH transition inputs or be reduced by use of the active-LOW or

Operating Rules

- 1. An external resistor (R_X) and an external capacitor (C_X) are required for proper operation. The value of CX may vary from 0 to any necessary value. For small time constants high-grade mica, glass, polypropylene, polycarbonate, or polystyrene material capacitors may be used. For large time constants use tantalum or special aluminum capacitors. If the timing capacitors have leakages approaching 100 nA or if stray capacitance from either terminal to ground is greater than 50 pF the timing equations may not represent the pulse width the device generates.
- 2. When an electrolytic capacitor is used for C_X a switching diode is often required for standard TTL one-shots to prevent high inverse leakage current. This switching diode is not needed for the DM74LS123 one-shot and should not be used. In general the use of the switching diode is not recommended with retriggerable operation. Furthermore, if a polarized timing capacitor is used on the DM74LS123 the negative terminal of the capacitor should be connected to the "CEXT" pin of the device (Figure 1).





3

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature	-65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.75	5	5.25	V	
V _{IH}	HIGH Level Input Voltage		2		//	V	
V _{IL}	LOW Level Input Voltage				0.8	V	
I _{ОН}	HIGH Level Output Current				-0.4	mA	
l _{OL}	LOW Level Output Current				8	mA	
t _W	Pulse Width	A or B HIGH	40				
	(Note 2)	A or B LOW	40			ns	
		Clear LOW	40				
R _{EXT}	External Timing Resistor		5		260	kΩ	
C _{EXT}	External Timing Capacitance			No Restriction		μF	
C _{WIRE}	Wiring Capacitance at R _{EXT} /C	EXT Terminal			50	pF	
T _A	Free Air Operating Temperatur	e	0		70	°C	
Nata O. T. OF							

Note 2: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 3)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$			-1.5	V	
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max	27	3.4		V	
	Output Voltage	V _{IL} = Max, V _{IH} = Min	2.1	3.4		v	
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max		0.35	0.5		-
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		0.55	0.5	V	
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4		
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA	17
lн	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$		75.0	20	μA	1/
IIL	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$		1111	-0.4	mA	17.
los	Short Circuit Output Current	V _{CC} = Max (Note 4)	-20		-100	mA	1 -
loc	Supply Current	V _{CC} = Max (Note 5)(Note 6)(Note 7)		12	20	mA	

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: Quiescent I_{CC} is measured (after clearing) with 2.4V applied to all clear and A inputs, B inputs grounded, all outputs OPEN, $C_{EXT} = 0.02 \ \mu$ F, and $R_{EXT} = 25 \ k\Omega$.

Note 6: I_{CC} is measured in the triggered state with 2.4V applied to all clear and B inputs, A inputs grounded, all outputs OPEN, $C_{EXT} = 0.02 \ \mu$ F, and $R_{EXT} = 25 \ k\Omega$.

Note 7: With all outputs OPEN and 4.5V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5V is applied to the clock.

www.fairchildsemi.com

4

Symbol	Parameters	From (Input) To (Output)	$R_L = 2 k\Omega$				
			$\label{eq:CL} \begin{split} \textbf{C}_{\textbf{L}} &= \textbf{15}\textbf{pF} \\ \textbf{C}_{\textbf{EXT}} &= \textbf{0} \; \textbf{pF}, \; \textbf{R}_{\textbf{EXT}} &= \textbf{5} \; \textbf{k} \Omega \end{split}$		$\label{eq:CL} \begin{split} \textbf{C}_{L} &= \textbf{15pF} \\ \textbf{C}_{EXT} &= \textbf{1000 pF}, \textbf{R}_{EXT} &= \textbf{10 k} \Omega \end{split}$		Units
Gymbol							
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	A to Q		33			ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	B to Q		44			ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	A to Q		45			ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	B to Q		56			ns
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clear to Q		45			ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clear to Q		27			ns
t _{WQ(Min)}	Minimum Width of Pulse at Output Q	A or B to Q		200			ns
t _{W(out)}	Output Pulse Width	A or B to Q			4	5	us

Electrónica S.A. de C.V.

5

www.fairchildsemi.com



www.fairchildsemi.com

6



