

October 1988 Revised March 2000

DM74LS573 Octal D-Type Latch with 3-STATE Outputs

General Description

The DM74LS573 is a high speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable $(\overline{\text{OE}})$ inputs.

This device is functionally identical to the DM74LS373, but has different pinouts.

Features


- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to DM74LS373
- Input clamp diodes limit high speed termination effects
- Fully TTL and CMOS compatible

Ordering Code:


Order Number	Package Number	Package Description
DM74LS573WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74LS573N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Names	Description
D0-D7	Data Inputs
	Latch Enable Input (Active HIGH)
ŌĒ	3-STATE Output Enable Input (Active LOW)
00-07	3-STATE Latch Outputs

Output	Latch	<u> </u>	Output
Enable	Enable	U	0
L	Н	Н	Н
L	Н	L	L
L	L	X	Q_O
Н	Х	Χ	Z

- I = LOW State
- H = HIGH State

- Z = High Impedance State Q_O = Previous Condition of O

© 2000 Fairchild Semiconductor Corporation

DM74LS573

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range -65°C to +150°C Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Input Current			-2.6	mA
I _{OL}	LOW Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)


Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max$	2.7	3.4		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min$		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min		0.25	0.4	
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
IIL	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 3)	-30		-130	mA
Icc	Supply Current	V _{CC} = Max			50	mA
l _{OZH}	3-STATE Output OFF Current HIGH	$V_{CC} = V_{CCH}$ $V_{OZH} = 2.7V$		_	20	μΑ
lozL	3-STATE Output OFF Current LOW	$V_{CC} = V_{CCH}$ $V_{OZL} = 0.4V$		la	-20	μА

Note 2: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

			$R_L = 2 \text{ k}\Omega,$ $C_L = 50 \text{ pF}$	
Symbol	Parameter	G _L =	50 pF Max	Units
t _{PLH}	Propagation Delay	Willi	27	-//-
t _{PHL}	Data to Q		18	ns
t _{PLH}	Propagation Delay		36	
t _{PHL}	LE to Q		25	ns
t _{PZH}	3-STATE Enable Time		20	ns
t _{PZL}	OE to Q		25	115
t _{PHZ}	3-STATE Enable Time		20	ns
t _{PLZ}	OE to Q		25	
t _S (H)	Setup Time (HIGH/LOW)	3	1	ns
t _S (L)	Data to LE	7	all and a second	
t _H (H)	Hold Time (HIGH/LOW)	10		ns
t _H (L) t _W (H)	Data to LE Pulse Width (HIGH)	10		
ιW(11)	Data to LE	15		ns
le	etrónica .	S.A.		<i>C</i> .

www.agelectronica.com



Electrónica S.A. de C.V.



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 1.013-1.040 0.092 × 0.030 (2.337 × 0.762) MAX DP 0.032 ±0.005 20 19 18 17 16 15 14 13 12 11 20 19 (0.813±0.127) RAD 0.260 ±0.005 PIN NO. 1 IDENT PIN NO. 1 IDENT (6.604 ±0.127) 0.280 OPTION 1 (7.112) 1 2 3 4 5 6 7 8 9 10 0.090 OPTION 2 0.300-0.320 (2.286) (7.620-8.128) 0.060 NOM 0.040 OPTION 2 0.130 0.005 (1.524) (1.016) 4° (4X) 0.065 (3.302 0.127) TYP TYP (1.651) 0.145-0.200 (3.683 - 5.080)0.009-0.015 (0.229-0.381) 0.020 0.100 ± 0.010 0.125-0.140 0.060 ± 0.005 0.018 ± 0.003 (2.540 ± 0.254) (3.175-3.556) 0.325 +0.040 -0.015 (1.524 ± 0.127) (0.457 ± 0.076) (8.255 +1.016 -0.381

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Electrónica S.A. de C.V

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com