Features

- High-performance, Low-power AVR[®] 8-bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions Most Single-clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 16K Bytes of In-System Self-Programmable Flash Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - 512 Bytes EEPROM
 - Endurance: 100,000 Write/Erase Cycles
 - 1K Byte Internal SRAM
 - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 Compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels in TQFP Package Only
 - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, and 44-pad QFN/MLF
- Operating Voltages
 - 2.7 5.5V for ATmega16L
 - 4.5 5.5V for ATmega16
- Speed Grades
 - 0 8 MHz for ATmega16L
 - 0 16 MHz for ATmega16
- + Power Consumption @ 1 MHz, 3V, and 25°C for ATmega16L
 - Active: 1.1 mA
 - Idle Mode: 0.35 mA
 - Power-down Mode: < 1 µA</p>



8-bit **AVR**[®] Microcontroller with 16K Bytes In-System Programmable Flash

ATmega16 ATmega16L


Summary






Pin Configurations

Figure 1. Pinout ATmega16





Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

² ATmega16(L)

Overview

Block Diagram

The ATmega16 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega16 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega16 provides the following features: 16K bytes of In-System Programmable Flash Program memory with Read-While-Write capabilities, 512 bytes EEPROM, 1K byte SRAM, 32 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, Internal and External Interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain (TQFP package only), a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the USART, Two-wire interface, A/D Converter, SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next External Interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega16 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega16 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Pin Descriptions

VCC	Digital supply voltage.
GND	Ground.
Port A (PA7PA0)	Port A serves as the analog inputs to the A/D Converter.
	Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B (PB7PB0)	Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port B also serves the functions of various special features of the ATmega16 as listed on page 56.
Port C (PC7PC0)	Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs.
	Port C also serves the functions of the JTAG interface and other special features of the ATmega16 as listed on page 59.
Port D (PD7PD0)	Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port D also serves the functions of various special features of the ATmega16 as listed on page 61.
RESET	Reset Input. A low level on this pin for longer than the minimum pulse length will gener- ate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 36. Shorter pulses are not guaranteed to generate a reset.
XTAL1	Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
XTAL2	Output from the inverting Oscillator amplifier.
AVCC	AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.
AREF	AREF is the analog reference pin for the A/D Converter.
Resources	A comprehensive set of development tools, application notes and datasheets are avail- able for download on http://www.atmel.com/avr.



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$3F (\$5F)	SREG	1	T	Н	S	V	N	Z	C	7
\$3F (\$5F) \$3E (\$5E)	SPH	_	_	п	-		SP10	SP9	SP8	10
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP10	SP1	SP0	10
\$3C (\$5C)	OCR0		0 Output Compar		014	015	012	011	010	83
\$3B (\$5B)	GICR	INT1	INT0	INT2	_	_	_	IVSEL	IVCE	46, 67
\$3A (\$5A)	GIFR	INTF1	INTFO	INTF2	_	_	_	-	-	68
\$39 (\$59)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	83, 114, 132
\$38 (\$58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	84, 115, 132
\$37 (\$57)	SPMCR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	250
\$36 (\$56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	_	TWIE	178
\$35 (\$55)	MCUCR	SM2	SE	SM1	SM0	ISC11	ISC10	ISC01	ISC00	30, 66
\$34 (\$54)	MCUCSR	JTD	ISC2	-	JTRF	WDRF	BORF	EXTRF	PORF	39, 67, 229
\$33 (\$53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	81
\$32 (\$52)	TCNT0	Timer/Counter								83
	OSCCAL		pration Register							28
\$31 ⁽¹⁾ (\$51) ⁽¹⁾	OCDR	On-Chip Debu	g Register							225
\$30 (\$50)	SFIOR	ADTS2	ADTS1	ADTS0	-	ACME	PUD	PSR2	PSR10	55,86,133,199,219
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	109
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	112
\$2D (\$4D)	TCNT1H		1 – Counter Regi	ster High Byte	-	•	•		•	113
\$2C (\$4C)	TCNT1L		1 – Counter Regi							113
\$2B (\$4B)	OCR1AH		Ũ	are Register A Hi	igh Byte					113
\$2A (\$4A)	OCR1AL			are Register A Lo						113
\$29 (\$49)	OCR1BH	Timer/Counter	1 – Output Comp	are Register B Hi	igh Byte					113
\$28 (\$48)	OCR1BL	Timer/Counter	1 – Output Comp	are Register B Lo	ow Byte					113
\$27 (\$47)	ICR1H	Timer/Counter	1 – Input Capture	Register High By	yte					114
\$26 (\$46)	ICR1L	Timer/Counter	1 – Input Capture	Register Low By	/te					114
\$25 (\$45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	127
\$24 (\$44)	TCNT2	Timer/Counter	2 (8 Bits)							129
\$23 (\$43)	OCR2	Timer/Counter	2 Output Compar	re Register						129
\$22 (\$42)	ASSR	-	-	-	-	AS2	TCN2UB	OCR2UB	TCR2UB	130
\$21 (\$41)	WDTCR	-	-	-	WDTOE	WDE	WDP2	WDP1	WDP0	41
\$20 ⁽²⁾ (\$40) ⁽²⁾	UBRRH	URSEL	-	-	-		UBR	R[11:8]		165
\$20() (\$40)()	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	164
\$1F (\$3F)	EEARH	-	-	-	-	-	-	-	EEAR8	17
\$1E (\$3E)	EEARL	EEPROM Add	ress Register Lov	w Byte						17
\$1D (\$3D)	EEDR	EEPROM Data	a Register						•	17
\$1C (\$3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	17
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	64
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	64
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	64
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	64
\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	64
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	64
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	65
\$14 (\$34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	65
\$13 (\$33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	65
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	65
\$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	65
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	65
\$0F (\$2F)	SPDR	SPI Data Reg			[140
\$0E (\$2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	140
\$0D (\$2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	138
\$0C (\$2C)	UDR	USART I/O D				D.C.5		11-14		161
\$0B (\$2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	162
\$0A (\$2A)	UCSRB	RXCIE	TXCIE Data Dagistar La	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	163
\$09 (\$29)	UBRRL		Rate Register Lo	1	4.01	4.015	4.010	40107	40100	165
\$08 (\$28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	200
\$07 (\$27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	215
\$06 (\$26)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	217
\$05 (\$25)	ADCH		gister High Byte							218
\$04 (\$24)	ADCL		gister Low Byte	Desister						218
\$03 (\$23)	TWDR		al Interface Data I		T14/4 C	T14/4 C	T14/4 /	T14/4.0	THOOSE	180
\$02 (\$22)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	180

Register Summary



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$01 (\$21)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	179
\$00 (\$20)	TWBR	Two-wire Seria	Two-wire Serial Interface Bit Rate Register						178	

Notes: 1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.

2. Refer to the USART description for details on how to access UBRRH and UCSRC.

3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.





Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	NS			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:RdI ← Rdh:RdI + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V Z,N,V	1
	Rd		$Rd \leftarrow Rd \bullet Rd$		1
TST		Test for Zero or Minus		Z,N,V	
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow FF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUC	TIONS				
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	I	4
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP		Compare	Rd – Rr		1
	Rd,Rr			Z, N,V,C,H	
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(\text{Rr}(b)=1) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC+k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC+k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1		1/2
	k	Branch if Half Carry Flag Set		None	
BRHS			if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
DDV/O	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1 / 2
BRVS	ĸ				

BRIE k BRID k DATA TRANSFER INSTRUC MOV Rd, R MOVW Rd, R LDI Rd, K LD Rd, X LD Rd, X LD Rd, Y LD Rd, Z ST X, R ST Y, R ST Y, R ST Y, R ST Y, R ST Z, R	JOCTIONS Rr Rr K X - X Y - X Y - X Y - Z Z+q Zkr Rr Ztr Z	Branch if Interrupt Enabled Branch if Interrupt Disabled Move Between Registers Copy Register Word Load Inmediate Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Store Indirect and	$\begin{array}{l} \text{if } (1=1) \text{ then PC} \leftarrow PC + k + 1 \\\\ \text{if } (1=0) \text{ then PC} \leftarrow PC + k + 1 \\\\ \hline \text{Rd} \leftarrow \text{Rr} \\\\ \hline \text{Rd} +1: \text{Rd} \leftarrow \text{Rr} +1: \text{Rr} \\\\ \hline \text{Rd} \leftarrow (X) \\\\ \hline \text{Rd} \leftarrow (Y) \\\\ \hline \text{Rd} \leftarrow (Z) \\\\ \hline \text{Rd} \hline \ \text{Rd} \\\\ \hline \text{Rd} \leftarrow (Z) \\\\ \hline \text{Rd} \leftarrow (Z) \\\\ \hline \text{Rd} \hline \ \text{Rd} \\\\ \hline \text{Rd} \leftarrow (Z) \\\\ \hline \text{Rd} \hline \ \text{Rd} \\\\ \hline \text{Rd} \leftarrow (Z) \\\\ \hline \text{Rd} \hline \ \text{Rd} \hline \ \text{Rd} \\\\ \hline \text{Rd} \leftarrow (Z) \\\\ \hline \text{Rd} \hline \ \text{Rd} \hline \ \text{Rd} \hline \ \text{Rd} \\\\ \hline \text{Rd} \leftarrow (Z) \\\\ \hline \text{Rd} \hline \ \ \ \text{Rd} \hline \ \ \ \text{Rd} \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	None None None None None None None None	1/2 1/2 1/2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
DATA TRANSFER INSTRUC MOV Rd, R MOVW Rd, R LDI Rd, X LD Rd, X LD Rd, Y LD Rd, Z LD Rd, Z LD Rd, Z ST X, R ST X, R ST Y, R ST Y, R ST Y, R ST Z, R ST Y, R ST Z, R	JUCTIONS Rr Rr K X -X Y -X Y -X Y Z Z+q Z+q Rr Zt Z Z Z Z Rr Rr Rr Zt Zt Zt Zt	Move Between Registers Copy Register Word Load Inmediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Store Indirect Store Indirect Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} Rd \leftarrow Rr \\\\ Rd + 1:Rd \leftarrow Rr + 1:Rr \\\\ Rd \leftarrow K \\\\ Rd \leftarrow (X) \\\\ Rd \leftarrow (Y) \\\\ Rd \leftarrow (X) \\\\ Rd \leftarrow (Z) \\\\ Rd \\\\ Rd \leftarrow (Z) \\\\ Rd \\$	None None <t< td=""><td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2</td></t<>	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV Rd, R MOVW Rd, R LDI Rd, X LD Rd, X LD Rd, X LD Rd, Y LD Rd, Z LDD Rd, Z LD Rd, Z LD Rd, Z ST X, Rr ST X, Rr ST Y, Rr ST Y, Rr ST Y, Rr ST Y, Rr ST Z, Rr	Rr Rr Rr X X X Y Y - Y Y - Y Z Z+q Z Zt+q Rr Rr Rr Rr Rr Rr Rr Rr Rr Rr Rr Rr Rr Zt Z Zt Z Zt Z Zt Z Zt Z Zt Z	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Store Indirect and Post-Inc.	$ \begin{array}{c} Rd + 1:Rd \leftarrow Rr + 1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr, Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, (Y) \leftarrow Rr \\ (Y + q, Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (K) \leftarrow Rr \\ (K) \leftarrow Rr \end{array}$	None None <t< td=""><td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2</td></t<>	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
MOVW Rd, R LDI Rd, K LD Rd, X LD Rd, X LD Rd, Y LD Rd, Y LD Rd, Y LD Rd, Y LD Rd, Z ST X, Rr ST Y, Rr ST Y, Rr ST Z, Rd, Z LPM Rd, Z	Rr K X X -X Y Y Y -Y Z Z+q Z Z+q Z Rr Rr Rr Rr Rr Rr Rr Rr Rr Rr Rr Rr Rr Z Zt Z Zt+q Z Zt+q Z Rr Rr Rr Rr Rr Rr Zt Z	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Store Indirect and Post-Inc.	$ \begin{array}{c} Rd + 1:Rd \leftarrow Rr + 1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), X \leftarrow X + 1 \\ X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr, Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, (Y) \leftarrow Rr \\ (Y + q, Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (K) \leftarrow Rr \\ (K) \leftarrow Rr \end{array}$	None None <t< td=""><td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2</td></t<>	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2
LDI Rd, K LD Rd, X LD Rd, X LD Rd, Y LD Rd, Z ST X, Rr ST Y, Rr ST Y, Rr ST Y, Rr ST Z, Rd, Z	K X X X -X Y -Y Y -Y Z Z+q Z Z+q Z Rr Rr Rr Rr Rr Rr Rr Rr Rr Rr Rr Rr Rr Z Zt Z Zt+q Z Zt+q Z Rr Rr Rr Rr Rr Rr Ztr Z	Load Immediate Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and	$\begin{array}{c} Rd \leftarrow K \\\\ Rd \leftarrow (X), X \leftarrow X + 1 \\\\ X \leftarrow X - 1, Rd \leftarrow (X) \\\\ Rd \leftarrow (Y) \\\\ Rd \leftarrow (Z) \\\\ Rd $	None	1 2 2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, X LD Rd, X LD Rd, Y LD Rd, Z ST Rd, K ST X, Rr ST -X, R ST -X, R ST -Y, R ST -Y, R ST -Y, R ST -Z, Rr	X X+	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and	$\begin{array}{c} Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X + 1 \\ X \leftarrow X \cdot 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Z) \\ \mathsf$	None None <t< td=""><td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td></t<>	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, X LD Rd, Y LD Rd, Z ST Rd, K ST X, Rr ST - X, R ST - Y, R ST - Y, R ST - Y, R ST - Z, Rr ST - Z, R ST - Z, Rr ST	X+ -X Y -Y -Y -Y Z -Z Z+q -Z Rr -Rr Rr -Rr Rr -Rr Rr -Rr Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect from SRAM Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} \operatorname{Rd}\leftarrow(X), X\leftarrow X+1\\ X\leftarrow X-1, \operatorname{Rd}\leftarrow(X)\\ \operatorname{Rd}\leftarrow(Y)\\ \operatorname{Rd}\leftarrow(Y)\\ \operatorname{Rd}\leftarrow(Y)\\ \\ \operatorname{Rd}\leftarrow(Y), Y\leftarrow Y+1\\ Y\leftarrow Y-1, \operatorname{Rd}\leftarrow(Y)\\ \\ \operatorname{Rd}\leftarrow(Y+q)\\ \\ \operatorname{Rd}\leftarrow(Z)\\ \\ $	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, - LD Rd, Y LD Rd, Y LD Rd, Y LD Rd, Z LDD Rd, Z LD Rd, Z ST X, Rr ST - X, R ST Y, Rr ST - Y, R ST Z, Rr ST Z, Rr <	- X Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{l} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (R) \\ Rd \leftarrow (R, X \leftarrow X + 1 \\ X \leftarrow X - 1, R) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (K) \leftarrow Rr \\ ($	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, Y LD Rd, Y LD Rd, Y LD Rd, Z ST X, R ST Y, R ST Z, R ST Y, R ST Z, R	Y Y+ - Y Y+q Z Z Z+ Z -Z Z Rr Rr Z Z	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indi	$\begin{array}{c} \operatorname{Rd} \leftarrow (Y) \\ \operatorname{Rd} \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, \operatorname{Rd} \leftarrow (Y) \\ \operatorname{Rd} \leftarrow (Y + q) \\ \operatorname{Rd} \leftarrow (Z) \\ \operatorname{Rd} \leftarrow (Z) \\ \operatorname{Rd} \leftarrow (Z) \\ \operatorname{Rd} \leftarrow (Z) \\ \operatorname{Rd} \leftarrow (Z + q) \\ \operatorname{Rd} \leftarrow (Z + q) \\ \operatorname{Rd} \leftarrow (Z + q) \\ \operatorname{Rd} \leftarrow (K) \\ (X) \leftarrow \operatorname{Rr} \\ (Y) \leftarrow \operatorname{Rr} \\ (Z) \leftarrow \operatorname{Rr} \\ (Z + q) \leftarrow \operatorname{Rr} \\ (k) \leftarrow \operatorname{Rr} \\ (k) \leftarrow \operatorname{Rr} \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, Y LD Rd, - LDD Rd, Z LD Rd, Z ST X, R ST Y, R ST Z, R	Y+ - - Y -Y - Y - Z - Z+ - -Z - Z+q - k - Rr - Z -	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} \operatorname{Rd} \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, \operatorname{Rd} \leftarrow (Y) \\ \operatorname{Rd} \leftarrow (Y + q) \\ \operatorname{Rd} \leftarrow (Z) \\ \operatorname{Rd} \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, \operatorname{Rd} \leftarrow (Z) \\ \operatorname{Rd} \leftarrow (Z) \\ \operatorname{Rd} \leftarrow (Z + q) \\ \operatorname{Rd} \leftarrow (K) \\ (X) \leftarrow \operatorname{Rr} \\ (Y) \leftarrow \operatorname{Rr} \\ (Z) \leftarrow \operatorname{Rr} \\ (Z + q) \leftarrow \operatorname{Rr} \\ (K) \leftarrow \operatorname{Rr} \\ (K) \leftarrow \operatorname{Rr} \\ \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, - LDD Rd, Y LD Rd, Z LDD Rd, Z ST X, Rr ST Y, Rr ST Y, Rr ST Y, Rr ST Z, Rr </td <td>- Y -Y -Y+q Z Z -Z -Z -Z -Z -Z -Z -Z - R R R R R R</td> <td>Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc.</td> <td>$\begin{array}{l} Y \leftarrow Y \cdot 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (R) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (k) \leftarrow Rr \\ (k) \leftarrow Rr \\ \end{array}$</td> <td>None None None None None None None None</td> <td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	- Y -Y -Y+q Z Z -Z -Z -Z -Z -Z -Z -Z - R R R R R R	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{l} Y \leftarrow Y \cdot 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z \cdot 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (R) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (k) \leftarrow Rr \\ (k) \leftarrow Rr \\ \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LDD Rd,Y LD Rd,Z LD Rd,Z LD Rd,Z LD Rd,Z LDD Rd,Z LDS Rd,K ST X,Rr ST X,Rr ST Y,Rr ST Y,Rr ST Y,R ST Y,R ST Y,R ST Y,R ST Y,R ST Z,Rr ST Z,Rr ST Z,Rr ST Z,Rr ST Z,Rr ST Z,Rr ST Z,Rr ST Z,Rr ST Z,Rr ST Z,Rr ST Z,Rr<	Y+q Z Z Z -Z Z -Z Z Rr R Z Z	Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} \mathrm{Rd} \leftarrow (\mathrm{Y}+\mathrm{q}) \\ \mathrm{Rd} \leftarrow (\mathrm{Z}) \\ \mathrm{Rd} \leftarrow (\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1 \\ \mathrm{Z} \leftarrow \mathrm{Z}-1, \mathrm{Rd} \leftarrow (\mathrm{Z}) \\ \mathrm{Rd} \leftarrow (\mathrm{Z}) \\ \mathrm{Rd} \leftarrow (\mathrm{X}) \\ \mathrm{Rf}, \mathrm{X} \leftarrow \mathrm{X} \\ \mathrm{X}) \leftarrow \mathrm{Rr} \\ \mathrm{(X)} \leftarrow \mathrm{Rr} \\ \mathrm{(Y)} \leftarrow \mathrm{Rr} \\ \mathrm{(Z)} \leftarrow \mathrm{(Z)} \\ \mathrm{(Z)} \\ \mathrm{(Z)} \leftarrow \mathrm{(Z)} \\ \mathrm{(Z)}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, Z LD Rd, Z LD Rd, Z LDD Rd, Z LDS Rd, K ST X, Rr ST X, Rr ST Y, Rr ST -X, R ST Y, Rr ST -X, R ST Y, Rr ST -X, R ST Y, Rr ST -Y, R ST -Y, R ST -Y, R ST -Y, R ST -Z, Rr ST -Z, Rr STS K, Rr LPM Rd, Z SPM - IN Rd, Z SPM - IN Rd, P OUT P, Rr POP Rd BIT AND BIT-TEST INSTRU	Z Z Z Z+ Q Z -Z Z k Z Rr Z Rr Z Rr Z Rr Z Rr Z Rr Z Rr Z Rr Z Z	Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect Store Indirect and Post-Inc. Store Indirect and Po	$\begin{array}{c} \mathrm{Rd}\leftarrow(Z), Z\leftarrow Z+1\\ \mathrm{Rd}\leftarrow(Z), Z\leftarrow Z+1\\ Z\leftarrow Z\cdot1, \mathrm{Rd}\leftarrow(Z)\\ \mathrm{Rd}\leftarrow(Z+q)\\ \mathrm{Rd}\leftarrow(k)\\ (X)\leftarrow\mathrm{Rr}\\ (X)\leftarrow\mathrm{Rr}, X\leftarrow X+1\\ X\leftarrow X\cdot1, (X)\leftarrow\mathrm{Rr}\\ (Y)\leftarrow\mathrm{Rr}\\ (Y)\leftarrow\mathrm{Rr}\\ (Y)\leftarrow\mathrm{Rr}\\ (Y)\leftarrow\mathrm{Rr}\\ (Y)\leftarrow\mathrm{Rr}\\ (Y)\leftarrow\mathrm{Rr}\\ (Z)\leftarrow\mathrm{Rr}\\ (Z)\leftarrow\mathrm{Rr}\\ (Z)\leftarrow\mathrm{Rr}\\ (Z)\leftarrow\mathrm{Rr}\\ (Z)\leftarrow\mathrm{Rr}\\ (Z+q)\leftarrow\mathrm{Rr}\\ (k)\leftarrow\mathrm{Rr}\\ (k)\leftarrow\mathrm{Rr}\\ \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, Z LD Rd, Z LDD Rd, Z LDS Rd, K ST X, Rr ST X, Rr ST Y, Rr ST -X, R ST -X, R ST Y, Rr ST Z, Rr ST Z, Rr ST Z, Rr STD Z+q, F STD Z+q, F STS k, Rr LPM Rd, Z SPM IN N Rd, P OUT P, Rr POP Rd BIT AND BIT-TEST INSTRU	Z+ -Z -Z -Z k -Z kr -Z Rr -Rr Rr -Rr Rr -Z Rr -Z	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect to SRAM Load Program Memory	$\begin{array}{c} Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr, Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (k) \leftarrow Rr \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, -2 LDD Rd, Z LDS Rd, K ST X, Rr ST -X, R ST -X, R ST Y, R ST Y, R ST -Y, R ST -Y, R ST Y4, R ST -Y, R ST Z, Rr ST Z, Rr ST Z, R STD Z+Q, R STD Z+Q, R STD Z+Q, R STS K, R LPM C LPM Rd, Z SPM I IN Rd, P OUT P, Rr POP Rd BIT AND BIT-TEST INSTRU	-Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect to SRAM Load Program Memory	$\begin{array}{l} \mathbb{Z}\leftarrow\mathbb{Z}\cdot1, \mathbb{Rd}\leftarrow(\mathbb{Z})\\ \mathbb{Rd}\leftarrow(\mathbb{Z}+q)\\ \mathbb{Rd}\leftarrow(\mathbb{K})\\ (X)\leftarrow\mathbb{Rr}\\ (X)\leftarrow\mathbb{Rr}, X\leftarrow X+1\\ X\leftarrow X\cdot1, (X)\leftarrow\mathbb{Rr}\\ (Y)\leftarrow\mathbb{Rr}, Y\leftarrow Y+1\\ Y\leftarrow Y\cdot1, (Y)\leftarrow\mathbb{Rr}\\ (Y+q)\leftarrow\mathbb{Rr}\\ (\mathbb{Z})\leftarrow\mathbb{Rr}\\ (\mathbb{Z})\leftarrow\mathbb{Rr}\\ (\mathbb{Z})\leftarrow\mathbb{Rr}\\ (\mathbb{Z}+q)\leftarrow\mathbb{Rr}\\ (\mathbb{Z}+q)\leftarrow\mathbb{Rr}\\ (\mathbb{K}+\mathbb{Rr}\\ \mathbb{K}\\ (\mathbb{K}+\mathbb{K})\\ \mathbb{K}\\ $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LDS Rd, k ST X, Rr ST X, Rr ST -X, R ST -X, R ST Y, Rr ST Y, R ST Z, R ST Z, Rr ST Z, RI ST Z, RI ST Z, RI ST Z, RI D Z+q, F STS k, Rr LPM Rd, Z SPM IN IN Rd, P OUT P, Rr POP Rd BIT AND BIT-TEST INSTRU	k k k k k k k k k k k k k k k k k k k	Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect to SRAM Load Program Memory	$\begin{array}{c} \operatorname{Rd} \leftarrow (k) \\ (X) \leftarrow \operatorname{Rr} \\ (X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow \operatorname{Rr} \\ (Y) \leftarrow \operatorname{Rr} \\ (Y) \leftarrow \operatorname{Rr}, Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, (Y) \leftarrow \operatorname{Rr} \\ (Z) \leftarrow \operatorname{Rr} \\ (K) \leftarrow \operatorname{Rr} \\ (k) \leftarrow \operatorname{Rr} \end{array}$	None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ST X, Rr ST X+, R ST - X, R ST Y, Rr ST Y, R ST Z, R LPM Rd, Z LPM Rd, Z SPM IN IN Rd, P OUT P, R POP Rd BIT AND BIT-TEST INSTRU	Rr Rr Rr Z	Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect on Store Indirect with Displacement Store Indirect to SRAM Load Program Memory	$\begin{array}{c} (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr, Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (K) \leftarrow Rr \\ (k) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ST X+, R ST - X, R ST Y, Rr ST Y+, R ST Y, Rr ST Y, R ST Z, R ST Z+q, F STD Z+q, F LPM Rd, Z LPM Rd, Z SPM IN IN Rd, P OUT P, Rr POP Rd BIT AND BIT-TEST INSTRU	Rr Rr Z Z	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect to SRAM Load Program Memory	$\begin{array}{c} (X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow \operatorname{Rr} \\ (Y) \leftarrow \operatorname{Rr} \\ (Y) \leftarrow \operatorname{Rr}, Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, (Y) \leftarrow \operatorname{Rr} \\ (Z) \leftarrow \operatorname{Rr} \\ (K) \leftarrow \operatorname{Rr} \\ (k) \leftarrow \operatorname{Rr} \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ST -X, R ST Y, Rr ST Y, R ST Z, R ST R, R LPM Rd, Z SPM IN IN Rd, P OUT P, Rr POP Rd BIT AND BIT-TEST INSTRU	Rr R	Store Indirect and Pre-Dec. Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory	$\begin{array}{l} X \leftarrow X - 1, (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Y) \leftarrow Rr, Y \leftarrow Y + 1 \\ \hline Y \leftarrow Y - 1, (Y) \leftarrow Rr \\ \hline (Z) \leftarrow Rr \\ \hline (K) \leftarrow Rr \\ \hline (k) \leftarrow Rr \\ \hline (k) \leftarrow Rr \\ \hline \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ST Y, Rr ST Y+, R ST -Y, R STD Y+q, I ST Z, Rr ST Z, R D Z+q, F STD Z+q, F STS K, Rr LPM Rd, Z SPM IN IN Rd, P OUT P, Rr POP Rd BIT AND BIT-TEST INSTRU	Rr R	Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory	$\begin{array}{c} (Y) \leftarrow Rr \\ (Y) \leftarrow Rr, Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr, Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (k) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2
ST Y+, R ST - Y, R STD Y+q, I ST Z, Rr ST Z, R LPM Rd, Z SPM IN N R, P OUT P, R POP Rd BIT AND BIT-TEST INSTRU	Rr R	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory	$\begin{array}{l} (Y) \leftarrow Rr, Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr, Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (k) \leftarrow Rr \end{array}$	None None None None None None None	2 2 2 2 2 2 2 2 2 2 2
ST - Y, R STD Y+q,I ST Z, Rr ST Z+, R ST -Z, Rr STD Z+q,F STD Z+q,F STS k, Rr LPM Rd, Z SPM IN NN Rd, P OUT P, Rr POP Rd BIT AND BIT-TEST INSTRU	Rr I,Rr Rr Rr I,Rr Z	Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory	$\begin{array}{l} Y \leftarrow Y - 1, (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr, Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (k) \leftarrow Rr \end{array}$	None None None None None None	2 2 2 2 2 2 2 2 2
STD Y+q,I ST Z, Rr ST Z+, R ST -Z, Ri STD Z+q,F STD Z+q,F STS K, Rr LPM Rd, Z SPM IN N Rd, P, Rr POP Rd BIT AND BIT-TEST INSTRU	I,Rr Rr R	Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory	$\begin{array}{l} (Y+q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (Z) \leftarrow Rr, Z \leftarrow Z+1 \\ Z \leftarrow Z-1, (Z) \leftarrow Rr \\ (Z+q) \leftarrow Rr \\ (k) \leftarrow Rr \end{array}$	None None None None None None	2 2 2 2 2 2
ST Z, Rr ST Z+, R ST -Z, RI STD Z+q, F STS K, Rr LPM Rd, Z SPM IN N Rd, P, Rr POP Rd BIT AND BIT-TEST INSTRU	Rr Rr Rr Rr Rr Z	Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory	$\begin{array}{l} (Z) \leftarrow Rr \\ (Z) \leftarrow Rr, Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, (Z) \leftarrow Rr \\ (Z + q) \leftarrow Rr \\ (k) \leftarrow Rr \end{array}$	None None None None None	2 2 2 2 2
ST Z+, R ST -Z, RI STD Z+q, F STS k, Rr LPM Rd, Z LPM Rd, Z SPM IN OUT P, Rr POP Rd BIT AND BIT-TEST INSTRU	Rr Rr IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory	$\begin{array}{l} (Z) \leftarrow Rr, Z \leftarrow Z+1 \\ Z \leftarrow Z-1, \ (Z) \leftarrow Rr \\ (Z+q) \leftarrow Rr \\ (k) \leftarrow Rr \end{array}$	None None None None	2 2 2
ST -Z, RI STD Z+q,F STS k, Rr LPM Rd, Z LPM Rd, Z SPM IN OUT P, Rr POP Rd BIT AND BIT-TEST INSTRU	Rr ,Rr rr Z	Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$ $(Z + q) \leftarrow Rr$ $(k) \leftarrow Rr$	None None None	2
STD Z+q,F STS k, Rr LPM Rd, Z LPM Rd, Z SPM IN OUT P, Rr PUSH Rr POP Rd BIT AND BIT-TEST INSTRU	,Rr	Store Indirect with Displacement Store Direct to SRAM Load Program Memory	$(Z + q) \leftarrow Rr$ $(k) \leftarrow Rr$	None None	2
STS k, Rr LPM Rd, Z LPM Rd, Z SPM IN OUT P, Rr PUSH Rr POP Rd BIT AND BIT-TEST INSTRU	Z	Store Direct to SRAM Load Program Memory	(k) ← Rr	None	
LPM LPM Rd, Z LPM Rd, Z SPM IIN IN Rd, P OUT P, Rr PUSH Rr POP Rd BIT AND BIT-TEST INSTRU	Z	Load Program Memory			2
LPM Rd, Z LPM Rd, Z SPM IN IN Rd, P OUT P, Rr PUSH Rr POP Rd BIT AND BIT-TEST INSTRU	Z	•		None	3
LPM Rd, Z SPM IN Rd, P OUT P, Rr PUSH Rr POP Rd BIT AND BIT-TEST INSTRU			$Rd \leftarrow (Z)$	None	3
SPM IN Rd, P OUT P, Rr PUSH Rr POP Rd BIT AND BIT-TEST INSTRU		Load Program Memory Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
IN Rd, P OUT P, Rr PUSH Rr POP Rd BIT AND BIT-TEST INSTRU		Store Program Memory	$(Z) \leftarrow R1:R0$	None	-
OUT P, Rr PUSH Rr POP Rd BIT AND BIT-TEST INSTRU		In Port	$Rd \leftarrow P$	None	1
POP Rd BIT AND BIT-TEST INSTRU		Out Port	P ← Rr	None	1
BIT AND BIT-TEST INSTRU		Push Register on Stack	$STACK \leftarrow Rr$	None	2
		Pop Register from Stack	$Rd \leftarrow STACK$	None	2
SBI P,b	UCTIONS				
		Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI P,b		Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL Rd		Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR Rd		Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL Rd		Rotate Left Through Carry	Rd(0)←C,Rd(n+1)← Rd(n),C←Rd(7)	Z,C,N,V	1
ROR Rd		Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR Rd SWAP Rd		Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=06 Rd(3, 0) ← Rd(7, 4) ← Rd(3, 0)	Z,C,N,V	1
SWAP Rd BSET s		Swap Nibbles Flag Set	Rd(30)←Rd(74),Rd(74)←Rd(30) SREG(s) ← 1	None SREG(s)	1
BCLR s		Flag Clear	SREG(s) $\leftarrow 1$ SREG(s) $\leftarrow 0$	SREG(s) SREG(s)	1
BST Rr, b		Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD Rd, b		Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	C	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	z	1
SEI		Global Interrupt Enable	l ← 1	1	1
CLI		Global Interrupt Disable	l ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	$T \leftarrow 1$	Т	1
CLT SEH		Clear T in SREG	$T \leftarrow 0$ $H \leftarrow 1$	Т Н	1





Mnemonics	Operands	Description	Operation	Flags	#Clocks
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
MCU CONTROL	INSTRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-Chip Debug Only	None	N/A

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
		ATmega16L-8AC ATmega16L-8PC ATmega16L-8MC	44A 40P6 44M1	Commercial (0°C to 70°C)
8	2.7 - 5.5V	ATmega16L-8AI ATmega16L-8AU ⁽¹⁾ ATmega16L-8PI ATmega16L-8PU ⁽¹⁾ ATmega16L-8MI ATmega16L-8MU ⁽¹⁾	44A 44A 40P6 40P6 44M1 44M1	Industrial (-40°C to 85°C)
16	4.5 - 5.5V	ATmega16-16AC ATmega16-16PC ATmega16-16MC	44A 40P6 44M1	Commercial (0°C to 70°C)
		ATmega16-16AI ATmega16-16AU ⁽¹⁾ ATmega16-16PI ATmega16-16PU ⁽¹⁾ ATmega16-16MI ATmega16-16MU ⁽¹⁾	44A 44A 40P6 40P6 44M1 44M1	Industrial (-40°C to 85°C)

Ordering Information

Note: 1. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


	Package Type
44 A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)






Packaging Information

44A










44M1



Errata

The revision letter in this section refers to the revision of the ATmega16 device.

ATmega16(L) Rev. M

ATmega16(L) Rev. L

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input
- 1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising $V_{\text{CC}},$ the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2

3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

First Analog Comparator conversion may be delayed

- Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer





If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2

3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

ATmega16(L) Rev. K • First Analog Comparator conversion may be delayed

- Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2

3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from

succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.

 If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

ATmega16(L) Rev. J • First Analog Comparator conversion may be delayed

- Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2

3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

ATmega16(L) Rev. I • First Analog Comparator conversion may be delayed

• Interrupts may be lost when writing the timer registers in the asynchronous timer

IDCODE masks data from TDI input

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.





2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2

3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

ATmega16(L) Rev. H

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
 - IDCODE masks data from TDI input

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

If one of the timer registers which is synchronized to the asynchronous timer2 clock is written in the cycle before a overflow interrupt occurs, the interrupt may be lost.

Problem Fix/Workaround

Always check that the Timer2 Timer/Counter register, TCNT2, does not have the value 0xFF before writing the Timer2 Control Register, TCCR2, or Output Compare Register, OCR2

3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.

- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.





Datasheet Revision History	Please note that the referring page numbers in this section are referred to this doc ment. The referring revision in this section are referring to the document revision.	u-
Rev. 2466N-10/06	1. Updated "Timer/Counter Oscillator" on page 31.	
	2. Updated "Fast PWM Mode" on page 102.	
	3. Updated Table 38 on page 83, Table 40 on page 84, Table 45 on page 11 Table 47 on page 113, Table 50 on page 129 and Table 52 on page 130.	2,
	4. Updated C code example in "USART Initialization" on page 150.	
	5. Updated "Errata" on page 343.	
Rev. 2466M-04/06	1. Updated typos.	
	2. Updated "Serial Peripheral Interface – SPI" on page 136.	
	 Updated Table 86 on page 222, Table 116 on page 279 ,Table 121 on page 29 and Table 122 on page 300. 	98
Rev. 2466L-06/05	1. Updated note in "Bit Rate Generator Unit" on page 179.	
	2. Updated values for V _{INT} in "ADC Characteristics" on page 300.	
	3. Updated "Serial Programming Instruction set" on page 279.	
	4. Updated USART init C-code example in "USART" on page 145.	
Rev. 2466K-04/05	1. Updated "Ordering Information" on page 11.	
	 MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Fram Package QFN/MLF". 	ne
	3. Updated "Electrical Characteristics" on page 294.	
Rev. 2466J-10/04	1. Updated "Ordering Information" on page 11.	
Rev. 2466I-10/04	1. Removed references to analog ground.	
	 Updated Table 7 on page 28, Table 15 on page 38, Table 16 on page 42, Tab 81 on page 211, Table 116 on page 279, and Table 119 on page 296. 	le
	3. Updated "Pinout ATmega16" on page 2.	
	4. Updated features in "Analog to Digital Converter" on page 205.	
	5. Updated "Version" on page 230.	
	6. Updated "Calibration Byte" on page 264.	

- 7. Added "Page Size" on page 265. Rev. 2466H-12/03 1. Updated "Calibrated Internal RC Oscillator" on page 29. Rev. 2466G-10/03 1. Removed "Preliminary" from the datasheet. 2. Changed ICP to ICP1 in the datasheet. 3. Updated "JTAG Interface and On-chip Debug System" on page 36. 4. Updated assembly and C code examples in "Watchdog Timer Control Register - WDTCR" on page 43. 5. Updated Figure 46 on page 103. 6. Updated Table 15 on page 38, Table 82 on page 218 and Table 115 on page 279. 7. Updated "Test Access Port – TAP" on page 223 regarding JTAGEN. 8. Updated description for the JTD bit on page 232. 9. Added note 2 to Figure 126 on page 255. 10. Added a note regarding JTAGEN fuse to Table 105 on page 263. 11. Updated Absolute Maximum Ratings* and DC Characteristics in "Electrical Characteristics" on page 294. 12. Updated "ATmega16 Typical Characteristics" on page 302. 13. Fixed typo for 16 MHz QFN/MLF package in "Ordering Information" on page 11. 14. Added a proposal for solving problems regarding the JTAG instruction IDCODE in "Errata" on page 15. Rev. 2466F-02/03 1. Added note about masking out unused bits when reading the Program Counter in "Stack Pointer" on page 12. 2. Added Chip Erase as a first step in "Programming the Flash" on page 291 and "Programming the EEPROM" on page 292. 3. Added the section "Unconnected pins" on page 55. 4. Added tips on how to disable the OCD system in "On-chip Debug System" on page 34.
 - 5. Removed reference to the "Multi-purpose Oscillator" application note and "32 kHz Crystal Oscillator" application note, which do not exist.
 - 6. Added information about PWM symmetry for Timer0 and Timer2.



	7.	Added note in "Filling the Temporary Buffer (Page Loading)" on page 256 about writing to the EEPROM during an SPM Page Load.
	8.	Removed ADHSM completely.
	9.	Added Table 73, "TWI Bit Rate Prescaler," on page 183 to describe the TWPS bits in the "TWI Status Register – TWSR" on page 182.
	10.	Added section "Default Clock Source" on page 25.
	11.	Added note about frequency variation when using an external clock. Note added in "External Clock" on page 31. An extra row and a note added in Table 118 on page 296.
	12.	Various minor TWI corrections.
	13.	Added "Power Consumption" data in "Features" on page 1.
	14.	Added section "EEPROM Write During Power-down Sleep Mode" on page 22.
	15.	Added note about Differential Mode with Auto Triggering in "Prescaling and Conversion Timing" on page 208.
	16.	Added updated "Packaging Information" on page 12.
Rev. 2466E-10/02	1.	Updated "DC Characteristics" on page 294.
Rev. 2466D-09/02	1.	Changed all Flash write/erase cycles from 1,000 to 10,000.
	2.	Updated the following tables: Table 4 on page 26, Table 15 on page 38, Table 42 on page 85, Table 45 on page 112, Table 46 on page 112, Table 59 on page 144, Table 67 on page 168, Table 90 on page 237, Table 102 on page 261, "DC Characteristics" on page 294, Table 119 on page 296, Table 121 on page 298, and Table 122 on page 300.
	3.	Updated "Errata" on page 15.
Rev. 2466C-03/02	1.	Updated typical EEPROM programming time, Table 1 on page 20.
	2.	Updated typical start-up time in the following tables:
		Table 3 on page 25, Table 5 on page 27, Table 6 on page 28, Table 8 on page 29, Table 9 on page 29, and Table 10 on page 30.
	3.	Updated Table 17 on page 43 with typical WDT Time-out.
	4.	Added Some Preliminary Test Limits and Characterization Data.
		Removed some of the TBD's in the following tables and pages:

Table 15 on page 38, Table 16 on page 42, Table 116 on page 272 (table removed in document review #D), "Electrical Characteristics" on page 294, Table 119 on page 296, Table 121 on page 298, and Table 122 on page 300.

5. Updated TWI Chapter.

Added the note at the end of the "Bit Rate Generator Unit" on page 179.

- Corrected description of ADSC bit in "ADC Control and Status Register A ADCSRA" on page 220.
- 7. Improved description on how to do a polarity check of the ADC doff results in "ADC Conversion Result" on page 217.
- 8. Added JTAG version number for rev. H in Table 87 on page 230.
- 9. Added not regarding OCDEN Fuse below Table 105 on page 263.
- 10. Updated Programming Figures:

Figure 127 on page 265 and Figure 136 on page 277 are updated to also reflect that AVCC must be connected during Programming mode. Figure 131 on page 273 added to illustrate how to program the fuses.

- 11. Added a note regarding usage of the "PROG_PAGELOAD (\$6)" on page 283 and "PROG_PAGEREAD (\$7)" on page 283.
- **12. Removed alternative algorithm for leaving JTAG Programming mode.** See "Leaving Programming Mode" on page 291.
- 13. Added Calibrated RC Oscillator characterization curves in section "ATmega16 Typical Characteristics" on page 302.
- 14. Corrected ordering code for QFN/MLF package (16MHz) in "Ordering Information" on page 11.
- 15. Corrected Table 90, "Scan Signals for the Oscillators(1)(2)(3)," on page 237.

