

# CD4094B Types

DATA

CLOCK

STROBE

DATA

CLOCK-

٩ı

Q2

03.

04

vss

8-STAGE

SHIF T REGISTER

8-611

REGISTE

IJ

3-STATE

Л

(TERMINALS 4, 5, 6, 7, 14, 13, 12, 11, RESPECTIVELY) 9205 - 24564Ri

FUNCTIONAL DIAGRAM

-OUTPUT ENABLE

9205 25642

16 VDD

15

14 - 05

13 - 96

12 - 07

10

TOP VIEW

Fig. 1 - Terminal assignment.

- 08

- Q's

0

PARALLEL OUTPUTS Q

# CMOS 8-Stage Shift-and-Store Bus Register

High-Voltage Types (20-Volt Rating)

■ CD4094B is an 8-stage serial shift register having a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the STROBE input is high. Data in the storage register appears at the outputs whenever the OUTPUT-ENABLE signal is high.

Two serial outputs are available for cascading a number of CD4094B devices. Data is available at the QS serial output terminal on positive clock edges to allow for high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information, available at the  $Q'_S$  terminal on the next negative clock edge, provides a means for cascading CD4094B devices when the clock rise time is slow.


The CD4094B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

#### Features:

- 3-state parallel outputs for connection to common bus
  Separate serial outputs synchronous to both positive
- and negative clock edges for cascading Medium speed operation -- 5 MHz at 10 V (typ.)
- Standardized, symmetrical output characteristics
- = 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full packagetemperature range; 100 nA at 18 V and 25°C
- Noise margin (full package temperature range):
  1 V at V<sub>DD</sub> = 5 V
  2 V at V<sub>DD</sub> = 10 V
  2.5 V at V<sub>DD</sub> = 15 V
- = 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"


#### Applications:

- Serial-to-parallel data conversion
- Remote control holding register



MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE. (Vpp)

DO SOFFET-VOLINGE, NAME, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -55 <sup>o</sup> C to +100 <sup>o</sup> C
For T <sub>A</sub> = +100°C to +125°CDerate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)
LEAD TEMPERATURE (DURING SOLDERING):
· · ·






Fig. 3 — Timing diagram.

**RECOMMENDED OPERATING CONDITIONS** at  $T_A = 25^{\circ}C$ , Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	VDD	Lif		
CHARACTERISTIC	(V)	MIN.	MAX.	UNITS
Supply-Voltage Range (For TA=Full Package-Temperature Range)		3	18	v
	5	125	_	1
Data Setup Time, ts	10	55	— ·	ns
	15	35		1
	5	200	_	
Clock Pulse Width, tw	10	100	-	ns
	15	83	-	
	5		1.25	
Clock Input Frequency, fcL	10	dc	2.5	MHz
	15		3	
Clock Input Rise or Fall time,	5		15	
t <sub>r</sub> CL, t <sub>f</sub> CL:*	10 15	-	5 5	μs
	5	200	-	T
Strobe Pulse Width, tw	10	80	-	ns
	15	70	- 1	

\*If more than one unit is cascaded trCL (for Q<sub>S</sub> only) should be made less than or equal to the sum of the fixed propagation delay at 50 pF and the transition time of the output driving stage for the estimated capacitive load.





Fig. 5 – Minimum output low (sink) current characteristics.








Fig. 6 — Typical output high (source) current characteristics.






DRAIN-TO-SOURCE VOLTAGE (VDS)-V -10 -3 0 BENT TEMPERATURE (T<sub>A</sub>)-23\*C HITH HITH HITH HITH HITH GATT TO SOURCE VOLTAGE (VDS)-SV -0 -3 0 -3

OUTPUT

9205-2432182

3

COMMERCIAL CMOS HIGH VOLTAGE ICs









Fig. 10 – Clock-to-parallel output propagation delay vs C<sub>L</sub>.

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND		IS ,	LIMITS AT INDICATED TEMPERATURES (°C)									
ISTIC	Vo	VIN	VDD							UNITS			
	. (V)	(V)	(v)	-55	-40	+85	+125	Min.	Тур.	Max.			
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5			
Current,	_	0,10	10	10	10	300	300	-	0.04	-10	μA		
IDD Max.		0,15	15	20	20	600	600	-	0.04	20	ι μ <b>Α</b>		
	-	0,20	20	100	100	3000	3000	- '	0.08	100			
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-			
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-			
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8		mΑ		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-			
(Source) Current, 10H Min.	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	- 3.2	-			
	9,5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6				
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8				
Output Voltage:	· -	0,5	5	1.2	0	.05		_	0	0.05			
Low-Level,	<u> </u>	0,10	10	0.05 - 0						0.05	•		
VOL Max.	-	0,15	15		ō	.05	-	- :	Ó	0.05	v		
Output Voltage:	-	0,5	5		4	.95		4.95	5	-	v		
High-Level,		0,10	10		9	.95		9.95	10	-	· .		
VOH Min.	-	0,15	15		14	.95		14.95	15	-			
Input Low	0.5, 4.5	-	5		1	.5				1.5			
Voltage,	1, 9	-	10			3			-	3			
VIL Max.	1.5,13.5	-	15			4			-	4			
Input High	0.5, 4.5	-	5		:	3.5		3.5	—	-	V		
Voltage,	1, 9	_	10			7		7		j			
VIH Min.	1.5,13.5	-	15			11		11		—			
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μA		
3 State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12		±10 <sup>4</sup>	±0.4	μA		







#### DYNAMIC ELECTRICAL CHARACTERISTICS

At  $T_A=25^{\circ}C$ ; Input  $t_r$ ,  $t_f = 20 \text{ ns}$ ,  $C_L = 50 \text{ pF}$ ,  $R_L = 200 \text{ k}\Omega$ 

CHARACTERISTIC	VDD		UNIT		
	(V)	MIN.	TYP.	MAX.	
Propagation Delay Time,	1			1	
tPHL, tPLH	5		300	600	
Clock to Serial Output QS	10		125	250	'ns
olock to bendi output ag	15		95	190 ···	113
	5	-	230	460	
Clock to Serial Output Q'S	10	-	110	220	ns
5	15	-	75	150	
	5	-	420	840	
Clock to Parallel Output	10	-	195	390	ns
· · · · · · · · · · · · · · · · · · ·	15	-	135	270	
• • •	- 5	-	290	580	
Strobe to Parallel Output	10	-	145	290	ns
	15		100	200	
Output Enable to Parallel	5	-	140	280	1.1
Output:	10	-	60	120	ns
<sup>t</sup> PHZ <sup>, t</sup> PZH	15	-	45	90 `	·
	5	-	100	200	
<sup>t</sup> PLZ <sup>, t</sup> PZL	10	-	50	100	ns
-	15	-	40	80	
Minimum Strobe Pulse	5	-	100	200	
Width, tw	10	-	. 40	80	ns
·····	15	-	35	70	
Minimum Clock Pulse	5	-	100	200	
Width, tw	10	-	50	100	ns
	15		40	83	
Minimum Data Setup	5	-	60	125	
Time, t <sub>S</sub>	10	-	30	55	ns
	15	-	20	35	
Transition Time:	5	-	100	200	
tTHL, tTLH	10	- '	50	100	i ns
	15	-	40	80	
Maximum Clock Input Rise	5 10	15 5	-	_	
or Fall Time, t <sub>r</sub> CL, t <sub>f</sub> CL	15	5		_	μs
Maximum Clock Input	5	1.25	2.5		
Frequency, fCL	10	2.5	. 5		MHz
	15	3	6	-	
Input Capacitance CIN	l _		5	7.5	pF
(Any Input)		1 -		7.0	pr






Fig. 16 – Dynamic power dissipation vs input clock frequency.



3

COMMERCIAL CMOS HIGH VOLTAGE ICS

Fig. 17 – Quiescent device current test circuit.



VSS TEST ANY COMBINATION OF INPUTS 92C5-2744 IR

Fig. 18 - Input voltage test circuit.





Fig. 19 - Input current test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

Dimensions and Pad Layout for CD4094B Chip.



10-Jun-2014

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
7702501EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7702501EA CD4094BF3A	Samples
CD4094BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4094BE	Samples
CD4094BEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4094BE	Samples
CD4094BF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4094BF	Samples
CD4094BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7702501EA CD4094BF3A	Samples
CD4094BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4094B	Samples
CD4094BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM094B	Samples
CD4094BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM094B	Samples
CD4094BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM094B	Samples
CD4094BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM094B	Samples



# PACKAGE OPTION ADDENDUM

10-Jun-2014

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4094B, CD4094B-MIL :

Catalog: CD4094B

• Military: CD4094B-MIL


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4094BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

8-Apr-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4094BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta_{\!\!\!\!,}$  . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 4  $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane - 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

