# TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS071B – Revised July 2003

## CMOS Presettable Up/Down Counters

High-Voltage Types (20-Volt Rating) CD4510B - - - BCD Type

CD4516B --- Binary Type


■ CD4510B Presettable BCD Up/Down Counter and the CD4516 Presettable Binary Up/Down Counter consist of four synchronously clocked D-type flip-flops (with a gating structure to provide T-type flip-flop capability) connected as counters. These counters can be cleared by a high level on the RESET line, and can be preset to any binary number present on the jam inputs by a high level on the PRESET ENABLE line. The CD45108 will count out of non-BCD counter states in a maximum of two clock pulses in the up mode, and a maximum of four clock pulses in the down mode.

If the CARRY-IN input is held low, the counter advances up or down on each positive-going clock transition. Synchronous . cascading is accomplished by connecting all clock inputs in parallel and connecting the CARRY-OUT of a less significant stage to the CARRY-IN of a more significant stage.

The CD4510B and CD4516B can be cascaded in the ripple mode by connecting the CARRY-OUT to the clock of the next stage. If the UP/DOWN input changes during a terminal count, the CARRY-OUT must be gated with the clock, and the UP/DOWN input must change while the clock is high. This method provides a clean clock signal to the subsequent counting stage. (See Fig. 15).

# These devices are similar to types MC14510 and MC14516.


The CD4510B and CD4516B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). The CD4516B types also are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix).



# CD4510B, CD4516B Types

#### Features:

- Medium-speed operation -f<sub>CL</sub> = 8 MHz typ. at 10 V
- Synchronous internal carry propagation
- Reset and Preset capability
- I00% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range): 1 V at V<sub>DD</sub> = 5 V
  2 V at V<sub>DD</sub> = 10 V
  2.5 V at V<sub>DD</sub> = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



#### Applications:

- Up/Down difference counting
- Multistage synchronous counting
- Multistage ripple counting
- Synchronous frequency dividers

#### OPERATING CONDITIONS AT T<sub>A</sub> = 25°C, Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	V <sub>DD</sub>	Min.	Max.	Units
Supply Voltage Range (At T <sub>A</sub> = Full Package-Temperature Range)		3	18	v
Clock Pulse Width, t <sub>W</sub>	5 10 15	150 75 60	111	ns
Clock Input Frequency, f <sub>CL</sub>	5 10 15	1	2 4 5.5	MHz
Preset Enable or Reset Removal Time®	5 10 15	150 80 60	-	ns
Clock Rise and Fall Time, t <sub>r</sub> CL, t <sub>f</sub> CL*	5 10 15	+	15 5 5	μs
Carry-In Setup Time, t <sub>S</sub>	5 10 15	130 60 45	-	ns
Up-Down Setup Time, t <sub>S</sub>	5 10 15	360 160 110		ns
Preset Enable or Reset Pulse Width, t <sub>W</sub>	5 10 15	220 100 75	-	ns

•Time required after the falling edge of the reset or preset enable inputs before the rising edge of the clock will trigger the counter (similar to setup time).

\*If more than one unit is cascaded in the parallel clocked application, t<sub>r</sub>CL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the carry output driving stage for the estimated capacitive load.


Copyright © 2003, Texas Instruments Incorporated

reliability, nominal operating in the following ranges. Characteristic


#### CD4510B Types


MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	
For T <sub>A</sub> = +100 <sup>o</sup> C to +125 <sup>o</sup> C Derate	Elinearity at 12mW/ <sup>0</sup> C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types	)100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	
LEAD TEMPERATURE (DURING SOLDERING):	


At distance 1/16  $\pm$  1/32 inch (1.59  $\pm$  0.79mm) from case for 10s max +265°C





#### Fig.3 - Logic Diagram for CD4510B.

















Fig.4 — Typical output high (source) current characteristics.




3-250


#### www.agelectronica.com

#### CD4510B Types

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	DITION	IS	LIMI'	TS AT I	NDICAT	<b>IPERA</b>	UNITS			
ISTIC	Vo	VIN							Jointa		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Typ.	Max.	
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5	
Current,	-	0,10	10	10	10	300	300	-	.0.04	10	μA
IDD Max.	_	0,15	15	20	20	600	600	-	0.04	20	μΑ
	-	0,20	20	-100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	1
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current,	9,5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	]
IOH MIN	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5	11	0	.05		-	0	0.05	
Low-Level, VOL Max.	-	0,10	10	1	0.05				0	0.05	
	_	0,15	15	1	0.05				0	0.05	v
Output Voltage:	-	0,5	5		4.95				5	-	Ľ.
High-Level,	_	0,10	10		9	.95		9.95	10	-	
VOH Min.	-	0,15	15	1	14	1.95		14.95	15	-	1
Input Low	0.5, 4.5	-	5		1	.5		-	_	1.5	
Voltage,	1, 9	-	10			3		-	—	3	
VIL Max.	1.5,13.5		15			4		-	/	4	V
Input High Voltage, VIH Min.	0.5, 4.5		5		3	3.5		3.5	/	_	V
	1,9	-	10			7		7			100
	1.5,13.5	-	15			11		11	-		
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μΑ










Fig. 11 - Quiescent-device-current test circuit.




Fig. 12 – Input-current test circuit.

#### CD4510B Types

#### DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, Input t<sub>r</sub>, t<sub>f</sub> = 20 ns, R<sub>L</sub> = 200 k $\Omega$

Characteristic	Condit- ions VDD	A	Units		
	(V)	Min.	Тур.	Max.	1.
Propagation Delay Time (tpHL, tpLH):	_				
Clock-to-Q Output (See Fig. 10)	5 10 15		200 100 75	400 200 150	ns
Preset or Reset-to-Q Output	5 10 15	-	210 105 80	420 210 160	ns
Clock-to-Carry Out	5 10 15	-	24 <b>0</b> 120 90	480 240 180	ns
Carry-In-to-Carry Out	5 10 15	-	125 60 50	250 120 100	ns
Preset or Reset-to-Carry Out	5 10 15	-	320 160 125	640 320 250	ns
Transition Time (t <sub>THL</sub> , t <sub>TLH</sub> ) (See Fig. 9)	5 10 15	-	100 50 40	200 100 80	ns
Max. Clock Input Frequency (f <sub>CL</sub> )	5 10 15	2 4 5.5	4 8 11	Æ	MHz
Input Capacitance (C <sub>IN</sub> )		-	5	7.5	pF
Set-up Time, t <u>S</u> Preset Enable to J <sub>n</sub>	5 10 15	25 10 10	12 6 5	-	
Hold times, t <sub>H</sub> Clock to Carry-In	5 10 15	60 30 30	30 4 1	R	ns
Clock to Up/Down	5 10 15	30 30 30	10 4 5	200	Lo
Preset Enable to J <sub>n</sub>	5 10 15	70 40 40	35 20 20		





Fig. 14 - Power-dissipation test circuit and input waveform.

9204-27012

#### CD4510B Types




Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

1

÷

ŧ.

#### CD4510B Types



# PACKAGE OPTION ADDENDUM

24-Jan-2013

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings	Samples
CD4510BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4510BE	Samples
CD4510BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4510BE	Samples
CD4510BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4510B	Samples
CD4510BNSRE4	ACTIVE	SO	NS	16	<b>2</b> 000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4510B	Samples
CD4510BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4510B	Samples
CD4510BPWR	ACTIVE	TSSOP	PW	16	<b>2</b> 000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM510B	Samples
CD4510BPWRE4	ACTIVE	TSSOP	PW	16	<b>2</b> 000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM510B	Samples
CD4510BPWRG4	ACTIVE	TSSOP	PW	16	<b>2</b> 000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM510B	Samples
CD4516BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4516BE	Samples
CD4516BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4516BE	Samples
CD4516BF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4516BF	Samples
CD4516BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4516BF3A	Samples
CD4516BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4516B	Samples
CD4516BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4516B	Samples
CD4516BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4516B	Samples
CD4516BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM516B	Samples
CD4516BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM516B	Samples



# PACKAGE OPTION ADDENDUM

24-Jan-2013

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
CD4516BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM516B	Samples
CD4516BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM516B	Samples
CD4516BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM516B	Samples
CD4516BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM516B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


#### OTHER QUALIFIED VERSIONS OF CD4516B, CD4516B-MIL :

Addendum-Page 2



#### **www.agelectronica.com** PACKAGE OPTION ADDENDUM

24-Jan-2013




# Electrónica S.A. de C.V.

TEXAS INSTRUMENTS

### PACKAGE MATERIALS INFORMATION

26-Jan-2013



Device	Туре	Drawing		5	Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
CD4510BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4510BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4516BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4516BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1


www.agelectronica.com



## www.agelectronica.com

#### PACKAGE MATERIALS INFORMATION

26-Jan-2013




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
CD4510BNSR	SO	NS	16	2000	367.0	367.0	38.0			
CD4510BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0			
CD4516BNSR	SO	NS	16	2000	367.0	367.0	38.0			
CD4516BPWR	TSSOP	PW	16	2000	367.0	367.0	3 <mark>5.0</mark>			
Electronica S.A. de C.V.										

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### **MECHANICAL DATA**

#### N (R-PDIP-T\*\*) 16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE




- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- 🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **MECHANICAL DATA**

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.


E. Falls within JEDEC MO-153



## VAND PACTYERNIDATAOM

PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### www.agelectronica.com

NS (R-PDSO-G\*\*) PLASTIC SMALL-OUTLINE PACKAGE **14-PINS SHOWN** 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 7,40  $\bigcirc$ Gage Plane 0,25 1 0°-10° 1,05 0,55 0,15 0,05 Seating Plane 2,00 MAX PINS \*\* 14 16 20 24 DIM Eleci le C.V. A MAX 10,50 15,30 10,50 12,90 A MIN 9,90 9,90 12,30 14,70

**MECHANICAL DATA** 

4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### www.agelectronica.com