

June 1992

DS75365 Quad TTL-to-MOS Driver

General Description

The DS75365 is a quad monolithic integrated TTL-to-MOS driver and interface circuit that accepts standard TTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. It is used to drive address, control, and timing inputs for several types of MOS RAMs including the 1103.



The DS75365 operates from the TTL 5V supply and the MOS V_{SS} and V_{BB} supplies in many applications. This device has been optimized for operation with V_{CC2} supply voltage from 16V to 20V, and with nominal V_{CC3} supply voltage from 3V to 4V higher than V_{CC2} . However, it is designed so as to be usable over a much wider range of V_{CC2} and V_{CC3} . In some applications the V_{CC3} power supply can be eliminated by connecting the V_{CC3} to the V_{CC2} pin.

- Capable of driving high-capacitance loads
- Compatible with many popular MOS RAMs
- Interchangeable with Intel 3207
- V_{CC2} supply voltage variable over wide range to 24V maximum
- V_{CC3} supply voltage pin available
- V_{CC3} pin can be connected to V_{CC2} pin in some applications
- TTL compatible diode-clamped inputs
- Operates from standard bipolar and MOS supply voltages
- Two common enable inputs per gate-pair
- High-speed switching
- Transient overdrive minimizes power dissipation
- Low standby power dissipation

Features

- Quad positive-logic NAND TTL-to-MOS driver
- Versatile interface circuit for use between TTL and high-current, high-voltage systems

Schematic and Connection Diagrams



Top View
Positive Logic: $Y = A \cdot E1 \cdot E2$

Order Number DS75365N or DS75365WM
See NS Package Number M16B or N16A

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Range of V_{CC1}	−0.5V to 7V
Supply Voltage Range of V_{CC2}	−0.5V to 25V
Supply Voltage Range of V_{CC3}	−0.5V to 30V
Input Voltage	5.5V
Inter-Input Voltage (Note 4)	5.5V
Storage Temperature Range	−65°C to +150°C
Maximum Power Dissipation* at 25°C	
Cavity Package	1509 mW
Molded Package	1476 mW
SO Package	1488 mW
Lead Temperature (Soldering, 10 sec)	300°C

* Derate cavity package 10.1 mW/°C above 25°C; derate molded package 11.8 mW/°C above 25°C; derate SO package 11.9 mW/°C above 25°C.

Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC1})	4.75	5.25	V
Supply Voltage (V_{CC2})	4.75	24	V
Supply Voltage (V_{CC3})	V_{CC2}	28	V
Voltage Difference Between	0	10	V
Supply Voltages: $V_{CC3} - V_{CC2}$			
Operating Ambient Temperature Range (T_A)	0	70	°C

Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions		Min	Typ	Max	Units
V _{IH}	High-Level Input Voltage			2			V
V _{IL}	Low-Level Input Voltage					0.8	V
V _I	Input Clamp Voltage	I _I = −12 mA				−1.5	V
V _{OH}	High-Level Output Voltage	V _{CC3} = V _{CC2} + 3V, V _{IL} = 0.8V, I _{OH} = −100 μA		V _{CC2} − 0.3	V _{CC2} − 0.1		V
		V _{CC3} = V _{CC2} + 3V, V _{IL} = 0.8V, I _{OH} = −10 mA		V _{CC2} − 1.2	V _{CC2} − 0.9		V
		V _{CC3} = V _{CC2} , V _{IL} = 0.8V, I _{OH} = −50 μA		V _{CC2} − 1	V _{CC2} − 0.7		V
		V _{CC3} = V _{CC2} , V _{IL} = 0.8V, I _{OH} = −10 mA		V _{CC2} − 2.3	V _{CC2} − 1.8		V
V _{OL}	Low-Level Output Voltage	V _{IH} = 2V, I _{OL} = 10 mA			0.15	0.3	V
		V _{CC3} = 15V to 28V, V _{IH} = 2V, I _{OL} = 40 mA			0.25	0.5	V
V _O	Output Clamp Voltage	V _I = 0V, I _{OH} = 20 mA				V _{CC2} + 1.5	V
I _I	Input Current at Maximum Input Voltage	V _I = 5.5V				1	mA
I _{IH}	High-Level Input Current	V _I = 2.4V	A Inputs			40	μA
			E1 and E2 Inputs			80	μA
I _{IL}	Low-Level Input Current	V _I = 0.4V	A Inputs		−1	−1.6	mA
			E1 and E2 Inputs		−2	−3.2	mA
I _{CC1(H)}	Supply Current from V _{CC1} , All Outputs High	V _{CC1} = 5.25V, V _{CC2} = 24V V _{CC3} = 28V, All Inputs at 0V, No Load			4	8	mA
I _{CC2(H)}	Supply Current from V _{CC2} , All Outputs High			−2.2	+0.25	mA	
				−2.2	−3.2	mA	
I _{CC3(H)}	Supply Current from V _{CC3} , All Outputs High			2.2	3.5	mA	
I _{CC1(L)}	Supply Current from V _{CC1} , All Outputs Low	V _{CC1} = 5.25V, V _{CC2} = 24V V _{CC3} = 28V, All Inputs at 5V, No Load			31	47	mA
I _{CC2(L)}	Supply Current from V _{CC2} , All Outputs Low					3	mA
I _{CC3(L)}	Supply Current from V _{CC3} , All Outputs Low				16	25	mA
I _{CC2(H)}	Supply Current from V _{CC2} , All Outputs High	V _{CC1} = 5.25V, V _{CC2} = 24V V _{CC3} = 24V, All Inputs at 0V, No Load				0.25	mA
I _{CC3(H)}	Supply Current from V _{CC3} , All Outputs High					0.5	mA

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$I_{CC2(S)}$	Supply Current from V_{CC2} , Stand-By Condition	$V_{CC1} = 0V, V_{CC2} = 24V$ $V_{CC3} = 24V$, All Inputs at 5V, No Load			0.25	mA
$I_{CC3(S)}$	Supply Current from V_{CC3} , Stand-By Condition				0.5	mA

Note 4: This rating applies between any two inputs of any one of the gates.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{DLH}	Delay Time, Low-to-High Level Output	$C_L = 200 \text{ pF}$ $R_D = 24 \Omega$ <i>(Figure 1)</i>		11	20	ns
t_{DHL}	Delay Time, High-to-Low Level Output			10	18	ns
t_{TLH}	Transition Time, Low-to-High Level Output			20	33	ns
t_{THL}	Transition Time, High-to-Low Level Output			20	33	ns
t_{PLH}	Propagation Delay Time, Low-to-High Level Output		10	31	48	ns
t_{PHL}	Propagation Delay Time, High-to-Low Level Output		10	30	46	ns

The diagram shows a 74C123 timer configured as a monostable multivibrator. The timer's inputs are connected to a pulse generator (NOTE 1) and a 2.4V supply. The timer's output is connected to a 10k resistor (R_D), which is then connected to a 100nF capacitor (C_L, NOTE 2) and ground. The timer's supply pins are connected to a 5V supply (V_{CC1}), a 24V supply (V_{CC3}), and a 20V supply (V_{CC2}). The timer's ground pin is connected to ground.















FIGURE 1. Switching Times, Each Driver


Typical Performance Characteristics



TL/F/7560-5



TL/F/7560-6




TL/F/7560-7

FIGURE 2. Interconnection of DS75365 Devices with 1103-Type Silicon-Gate MOS RAM

Typical Applications

The fast switching speeds of this device may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typical value would be between 10Ω and 30Ω (Figure 3).



Note: $R_D \approx 10\Omega$ to 30Ω (Optional)

TL/F/7560-8

FIGURE 3. Use of Damping Resistor to Reduce or Eliminate Output Transient Overshoot in Certain DS75365 Applications

Thermal Information

POWER DISSIPATION PRECAUTIONS

Significant power may be dissipated in the DS75365 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. The total dissipation curve shows the power dissipated in a typical DS75365 as a function of load capacitance and frequency. Average power dissipation by this driver can be broken into three components:

$$P_{T(AV)} = P_{DC(AV)} + P_{C(AV)} + P_{S(AV)}$$

where $P_{DC(AV)}$ is the steady-state power dissipation with the output high or low, $P_{C(AV)}$ is the power level during charging or discharging of the load capacitance, and $P_{S(AV)}$ is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.




FIGURE 4. Output Voltage Waveform

TL/F/7560-9

The power components per driver channel are:

$$P_{DC(AV)} = \frac{P_{LH} + P_{HL}}{T}$$

$$P_{C(AV)} \approx C V_C^2 f$$

$$P_{S(AV)} = \frac{P_{LH} t_{LH} + P_{HL} t_{HL}}{T}$$

where the times are as defined in Figure 4.

P_L , P_H , P_{LH} , and P_{HL} are the respective instantaneous levels of power dissipation and C is load capacitance.

The DS75365 is so designed that P_S is a negligible portion of P_T in most applications. Except at very high frequencies, $t_L + t_H \gg t_{LH} + t_{HL}$ so that P_S can be neglected. The total dissipation curve for no load demonstrates this point. The power dissipation contributions from all four channels are then added together to obtain total device power.

The following example illustrates this power calculation technique. Assume all four channels are operating identically with $C = 100$ pF, $f = 2$ MHz, $V_{CC1} = 5$ V, $V_{CC2} = 20$ V, $V_{CC3} = 24$ V and duty cycle = 60% outputs high ($t_H/T = 0.6$). Also, assume $V_{OH} = 20$ V, $V_{OL} = 0.1$ V, P_S is negligible, and that the current from V_{CC2} is negligible when the output is low.

On a per-channel basis using data sheet values:

$$P_{DC(AV)} = \left[(5V) \left(\frac{4 \text{ mA}}{4} \right) + (20V) \left(\frac{-2.2 \text{ mA}}{4} \right) + (24V) \left(\frac{2.2 \text{ mA}}{4} \right) \right] (0.6) + \left[(5V) \left(\frac{31 \text{ mA}}{4} \right) + (20V) \left(\frac{0 \text{ mA}}{4} \right) + (24V) \left(\frac{16 \text{ mA}}{4} \right) \right] (0.4)$$

$$P_{DC(AV)} = 58 \text{ mW per channel}$$

$$P_{C(AV)} \approx (100 \text{ pF}) (19.9V)^2 (2 \text{ MHz})$$

$$P_{C(AV)} \approx 79 \text{ mW per channel.}$$

For the total device dissipation of the four channels:

$$P_{T(AV)} \approx 4 (58 + 79)$$

$$P_{T(AV)} \approx 548 \text{ mW typical for total package.}$$

AG

Electrónica S.A. de C.V.

The drawing illustrates the mechanical specifications of a 16-pin DIP package. The top view shows a rectangular body with 16 pins (8 on each side) and a central identification area. Key dimensions include a body width of 10.10-10.50, a pin pitch of 0.050 (1.27), and a pin height of 0.138-0.200 (3.50-5.08). The side view shows a maximum height of 0.0926-0.1043 (2.35-2.65) and a seating plane. The detail view shows a pin width of 0.0160-0.0500 (0.40-1.27) and a pin thickness of 0.004 (0.1). The package is marked with a circular symbol containing a cross and a square symbol containing a cross, both with a diameter of 0.010 (0.25). The package is also marked with the letters A, C, S, and B. The drawing is labeled M168 (REV 1).

Top View Dimensions:

- Overall Width: 10.10-10.50
- Pin Pitch: 0.050 (1.27)
- Pin Height: 0.138-0.200 (3.50-5.08) TYP
- Body Width: 0.3977-0.4133
- Pin 1 Identification: 0.2914-0.2992 (7.4-7.6) with a center mark.
- Pin 16 Identification: 0.3940-0.4190 (10.00-10.65) with a center mark.

Side View Dimensions:

- Overall Height: 0.0926-0.1043 (2.35-2.65)
- Seating Plane: 0.014 (0.35)
- Body Thickness: 0.0040-0.0118 (0.1-0.3)

Detail View Dimensions:

- Pin Width: 0.0160-0.0500 (0.40-1.27) TYP ALL LEADS
- Pin Thickness: 0.004 (0.1) ALL LEAD TIPS
- Pin Angle: 45° X 0.010-0.020 (0.25-0.75)
- Pin Spacing: 0.0091-0.0125 (0.23-0.52) TYP ALL LEADS
- Pin B Max Typ: 0.0160-0.0500 (0.40-1.27) TYP ALL LEADS

Markings:

- Pin 1 Identification: 0.2914-0.2992 (7.4-7.6) with a center mark.
- Pin 16 Identification: 0.3940-0.4190 (10.00-10.65) with a center mark.
- Pin 1 Identification: 0.050 (1.27)
- Pin 16 Identification: 0.0138-0.200 (3.50-5.08) TYP
- Pin 1 Identification: 0.010 (0.25)
- Pin 16 Identification: 0.010 (0.25)
- Pin 1 Identification: A
- Pin 16 Identification: C
- Pin 1 Identification: S
- Pin 16 Identification: B

M168 (REV 1)

Molded Dual-In-Line Package (M)
Order Number DS75365WM
NS Package Number M16B

N16A (REV E)

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.