# **Dual Common Base-Collector Bias Resistor Transistors**

# NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. These digital transistors are designed to replace a single device and its external resistor bias network. The BRT eliminates these individual components by integrating them into a single device. In the EMC2DXV5T1G series, two complementary BRT devices are housed in the SOT–553 package which is ideal for low power surface mount applications where board space is at a premium.

### **Features**

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These are Pb-Free Devices

**MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$  unless otherwise noted, common for  $Q_1$  and  $Q_2$ , — minus sign for  $Q_1$  (PNP) omitted)


Rating	Symbol	Value	Unit
Collector-Base Voltage	V <sub>CBO</sub>	50	Vdc
Collector-Emitter Voltage	V <sub>CEO</sub>	50	Vdc
Collector Current	Ic	100	mAdc

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



# ON Semiconductor®

### http://onsemi.com





SOT-553 CASE 463B

## MARKING DIAGRAM



Ux = Specific Device Code

x = C, 3, E, or 5

M = Date Code

= Pb–Free Package

(Note: Microdot may be in either location)

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit	
ONE JUNCTION HEATED				
Total Device Dissipation $T_A = 25^{\circ}\text{C}$ Derate above $25^{\circ}\text{C}$	P <sub>D</sub>	357 (Note 1) 2.9 (Note 1)	mW mW/°C	
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	350 (Note 1)	°C/W	
BOTH JUNCTIONS HEATED				
Total Device Dissipation $T_A = 25^{\circ}C$ Derate above 25°C	P <sub>D</sub>	500 (Note 1) 4.0 (Note 1)	mW mW/°C	
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	250 (Note 1)	°C/W	
Junction and Storage Temperature	T <sub>J</sub> , T <sub>sta</sub>	-55 to +150	°C	


<sup>1.</sup> FR-4 @ Minimum Pad

# DEVICE ORDERING INFORMATION, MARKING AND RESISTOR VALUES

		Transisto	r 1 – PNP	Transistor 2 – NPN		Transistor 2 – NPN		Transistor 2 – NPN			
Device	Marking	R1 (K)	R2 (K)	R1 (K)	R2 (K)	Package	Shipping <sup>†</sup>				
EMC2DXV5T1G	UC	22	22	22	22	SOT-553 (Pb-Free)	4000 / Tape & Reel				
NSVEMC2DXV5T1G*	UC	22	22	22	22		4000 / Tape & Reel				
EMC3DXV5T1G	Ш	40	40	40	40		SOT-553	4000 / Tape & Reel			
EMC3DXV5T5G	U3	10	10	10	10		8000 / Tape & Reel				
EMC4DXV5T1G	UE	10	47	47	47		4000 / Tape & Reel				
EMC5DXV5T1G	U5	4.7	10	47	47		4000 / Tape & Reel				

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.




**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}$ C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Q1 TRANSISTOR: PNP OFF CHARACTERISTICS					
Collector-Base Cutoff Current (V <sub>CB</sub> = 50 V, I <sub>E</sub> = 0)	I <sub>CBO</sub>	_	-	100	nAdc
Collector-Emitter Cutoff Current (V <sub>CB</sub> = 50 V, I <sub>B</sub> = 0)	I <sub>CEO</sub>	-	-	500	nAdc
$ \begin{array}{ll} \mbox{Emitter-Base Cutoff Current} & \mbox{EMC2DXV5T1G} \\ \mbox{($V_{\rm EB} = 6.0$ V, $I_{\rm C} = 0$)} & \mbox{EMC3DXV5T1G} \\ \mbox{EMC4DXV5T1G} & \mbox{EMC5DXV5T1G} \\ \end{array} $	I <sub>EBO</sub>	- - - -	- - - -	0.2 0.5 0.2 1.0	mAdc
ON CHARACTERISTICS					
Collector-Base Breakdown Voltage ( $I_C = 10 \mu A, I_E = 0$ )	V <sub>(BR)CBO</sub>	50	-	_	Vdc
Collector-Emitter Breakdown Voltage (I <sub>C</sub> = 2.0 mA, I <sub>B</sub> = 0)	V <sub>(BR)CEO</sub>	50	-	-	Vdc
$ \begin{array}{cccc} \text{DC Current Gain} & \text{EMC2DXV5T1G} \\ \text{($V_{\text{CE}}$ = 10 V, $I_{\text{C}}$ = 5.0 mA)} & \text{EMC3DXV5T1G} \\ & \text{EMC4DXV5T1G} \\ & \text{EMC5DXV5T1G} \\ \end{array} $	h <sub>FE</sub>	60 35 80 20	100 60 140 35	- - - -	
Collector–Emitter Saturation Voltage (I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0.3 mA)	V <sub>CE(SAT)</sub>	-	-	0.25	Vdc
Output Voltage (on) (V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 2.5 V, R <sub>L</sub> = 1.0 k $\Omega$ )	V <sub>OL</sub>	-	-	0.2	Vdc
Output Voltage (off) (V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 0.5 V, R <sub>L</sub> = 1.0 k $\Omega$ )	V <sub>OH</sub>	4.9	-	-	Vdc
Input Resistor EMC2DXV5T1G EMC3DXV5T1G, EMC4DXV5T1G EMC5DXV5T1G	R1	15.4 7.0 3.3	22 10 4.7	28.6 13 6.1	kΩ
Resistor Ratio         EMC2DXV5T1G           EMC3DXV5T1G         EMC4DXV5T1G           EMC5DXV5T1G         EMC5DXV5T1G	R1/R2	0.8 0.8 0.17 0.38	1.0 1.0 0.21 0.47	1.2 1.2 0.25 0.56	
Q2 TRANSISTOR: NPN OFF CHARACTERISTICS					
Collector-Base Cutoff Current (V <sub>CB</sub> = 50 V, I <sub>E</sub> = 0)	I <sub>CBO</sub>	_	-	100	nAdc
Collector-Emitter Cutoff Current (V <sub>CB</sub> = 50 V, I <sub>B</sub> = 0)	I <sub>CEO</sub>	-	-	500	nAdc
$ \begin{array}{ll} \mbox{Emitter-Base Cutoff Current} & \mbox{EMC2DXV5T1G} \\ \mbox{($V_{\rm EB}=6.0$ V, $I_{\rm C}=0$)} & \mbox{EMC3DXV5T1G} \\ \mbox{EMC4DXV5T1G, EMC5DXV5T1G} \end{array} $	I <sub>EBO</sub>	- - -	- - -	0.2 0.5 0.1	mAdc
ON CHARACTERISTICS					
Collector-Base Breakdown Voltage ( $I_C = 10 \mu A, I_E = 0$ )	V <sub>(BR)CBO</sub>	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (I <sub>C</sub> = 2.0 mA, I <sub>B</sub> = 0)	V <sub>(BR)CEO</sub>	50	-	_	Vdc
$\begin{array}{c} \text{DC Current Gain} \\ \text{($V_{\text{CE}}$ = 10 V, $I_{\text{C}}$ = 5.0 mA)} \\ \end{array} \qquad \begin{array}{c} \text{EMC2DXV5T1G} \\ \text{EMC3DXV5T1G} \\ \text{EMC4DXV5T1G, EMC5DXV5T1G} \end{array}$	h <sub>FE</sub>	60 35 80	100 60 140	- - -	
Collector–Emitter Saturation Voltage (I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0.3 mA)	V <sub>CE(SAT)</sub>	-	-	0.25	Vdc
Output Voltage (on) (V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 2.5 V, R <sub>L</sub> = 1.0 k $\Omega$ )	V <sub>OL</sub>	-	-	0.2	Vdc
Output Voltage (off) (V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 0.5 V, R <sub>L</sub> = 1.0 k $\Omega$ )	V <sub>OH</sub>	4.9	_	_	Vdc
Input Resistor EMC2DXV5T1G EMC3DXV5T1G EMC4DXV5T1G, EMC5DXV5T1G	R1	15.4 7.0 33	22 10 47	28.6 13 61	kΩ
Resistor Ratio EMC2DXV5T1G EMC3DXV5T1G EMC4DXV5T1G, EMC5DXV5T1G	R1/R2	0.8 0.8 0.8	1.0 1.0 1.0	1.2 1.2 1.2	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# TYPICAL ELECTRICAL CHARACTERISTICS - EMC2DXV5T1 PNP TRANSISTOR



0.001

 $V_R$ , REVERSE BIAS VOLTAGE (V) Figure 4. Output Capacitance

 $\label{eq:Vin} V_{\text{in}}, \text{INPUT VOLTAGE (V)}$  Figure 5. Output Current versus Input Voltage




Figure 6. Input Voltage versus Output Current

# TYPICAL ELECTRICAL CHARACTERISTICS - EMC2DXV5T1 NPN TRANSISTOR




Figure 7.  $V_{CE(sat)}$  versus  $I_C$ 




Figure 8. DC Current Gain




Figure 9. Output Capacitance




Figure 10. Output Current versus Input Voltage




Figure 11. Input Voltage versus Output Current

# TYPICAL ELECTRICAL CHARACTERISTICS - EMC3DXV5T1 PNP TRANSISTOR




Figure 12. V<sub>CE(sat)</sub> versus I<sub>C</sub>




Figure 13. DC Current Gain




Figure 14. Output Capacitance




Figure 15. Output Current versus Input Voltage




Figure 16. Input Voltage versus Output Current

### TYPICAL ELECTRICAL CHARACTERISTICS - EMC3DXV5T1 NPN TRANSISTOR




Figure 17. V<sub>CE(sat)</sub> versus I<sub>C</sub>




Figure 18. DC Current Gain




Figure 19. Output Capacitance




Figure 20. Output Current versus Input Voltage




Figure 21. Input Voltage versus Output Current

### TYPICAL ELECTRICAL CHARACTERISTICS -EMC4DXV5T1 PNP TRANSISTOR




Figure 22. V<sub>CE(sat)</sub> versus I<sub>C</sub>

Figure 23. DC Current Gain




Figure 24. Output Capacitance

Figure 25. Output Current versus Input Voltage




Figure 26. Input Voltage versus Output Current





Figure 27. Inexpensive, Unregulated Current Source


# TYPICAL ELECTRICAL CHARACTERISTICS - EMC5DXV5T1 PNP TRANSISTOR



1000 V<sub>CE</sub> = 10 V T<sub>A</sub> = 75°C 25°C 25°C 25°C 100 100 1000 1000 1<sub>C</sub>, COLLECTOR CURRENT (mA)

Figure 28. V<sub>CE(sat)</sub> versus I<sub>C</sub>

Figure 29. DC Current Gain






Figure 30. Output Capacitance

Figure 31. Output Current versus Input Voltage

# TYPICAL ELECTRICAL CHARACTERISTICS - EMC4DXV5T1, EMC5DXV5T1 NPN TRANSISTOR




Figure 32. V<sub>CE(sat)</sub> versus I<sub>C</sub>




Figure 33. DC Current Gain




Figure 34. Output Capacitance




Figure 35. Output Current versus Input Voltage





Figure 36. Input Voltage versus Output Current

### PACKAGE DIMENSIONS

### SOT-553, 5 LEAD CASE 463B ISSUE C




### NOTES

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETERS MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.50	0.55	0.60	0.020	0.022	0.024	
b	0.17	0.22	0.27	0.007	0.009	0.011	
С	0.08	0.13	0.18	0.003	0.005	0.007	
D	1.55	1.60	1.65	0.061	0.063	0.065	
E	1.15	1.20	1.25	0.045	0.047	0.049	
е	0.50 BSC			0.020 BSC			
L	0.10	0.20	0.30	0.004	0.008	0.012	
HE	1.55	1.60	1.65	0.061	0.063	0.065	

### **RECOMMENDED** SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all Claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

EMC2DXV5T1/D