

# FAN7930 Critical Conduction Mode PFC Controller

#### **Features**

- PFC Ready Signal
- Input Voltage Absent Detection Circuit
- Maximum Switching Frequency Limitation
- Internal Soft-Start and Startup without Overshoot
- Internal Total Harmonic Distortion (THD) Optimizer
- Precise Adjustable Output Over-Voltage Protection
- Open-Feedback Protection and Disable Function
- Zero Current Detector
- 150µs Internal Startup Timer
- MOSFET Over-Current Protection
- Under-Voltage Lockout with 3.5V Hysteresis
- Low Startup and Operating Current
- Totem-Pole Output with High State Clamp
- +500/-800mA Peak Gate Drive Current
- 8-Pin SOP

# **Applications**

- Adapter
- Ballast
- LCD TV, CRT TV
- SMPS

## Description

The FAN7930 is an active power factor correction (PFC) controller for boost PFC applications that operate in critical conduction mode (CRM). It uses a voltage-mode PWM that compares an internal ramp signal with the error amplifier output to generate a MOSFET turn-off signal. Because the voltage-mode CRM PFC controller does not need rectified AC line voltage information, it saves the power loss of an input voltage sensing network necessary for a current-mode CRM PFC controller.


FAN7930 provides over-voltage protection, open-feedback protection, over-current protection, input-voltage-absent detection, and under-voltage lockout protection. The PFC-ready pin can be used to trigger other power stages when PFC output voltage reaches the proper level with hysteresis. The FAN7930 can be disabled if the INV pin voltage is lower than 0.45V and the operating current decreases to a very low level. Using a new variable on-time control method, THD is lower than the conventional CRM boost PFC ICs.

## **Related Resources**

AN-8035 — Design Consideration for Boundary Conduction Mode PFC Using FAN7930

# **Ordering Information**

Part Number	Operating Temperature Range	Top Mark	Package	Packing Method
FAN7930M	40 to ±125°C	FAN7930	9 Load Small Outline Dackage (SOD)	Rail
FAN7930MX	-40 to +125°C		8-Lead Small Outline Package (SOP)	Tape & Reel



# **Pin Configuration**



Figure 3. Pin Configuration (Top View)

# **Pin Definitions**

Pin#	Name	Description
1	INV	This pin is the inverting input of the error amplifier. The output voltage of the boost PFC converter should be resistively divided to 2.5V.
2	RDY	This pin is used to detect PFC output voltage reaching a pre-determined value. When output voltage reaches 89% of rated output voltage, this pin is pulled HIGH, which is an (open drain) output type.
3	COMP	This pin is the output of the transconductance error amplifier. Components for the output voltage compensation should be connected between this pin and GND.
4	cs	This pin is the input of the over-current protection comparator. The MOSFET current is sensed using a sensing resistor and the resulting voltage is applied to this pin. An internal RC filter is included to filter switching noise.
5	ZCD	This pin is the input of the zero-current detection block. If the voltage of this pin goes higher than 1.5V, then goes lower than 1.4V, the MOSFET is turned on.
6	GND	This pin is used for the ground potential of all the pins. For proper operation, the signal ground and the power ground should be separated.
7	OUT	This pin is the gate drive output. The peak sourcing and sinking current levels are +500mA and -800mA, respectively. For proper operation, the stray inductance in the gate driving path must be minimized.
8	Vcc	This is the IC supply pin. IC current and MOSFET drive current are supplied using this pin.

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage		Vz	V
I <sub>OH</sub> , I <sub>OL</sub>	Peak Drive Output Current	-800	+500	mA
I <sub>CLAMP</sub>	Driver Output Clamping Diodes V <sub>O</sub> >V <sub>CC</sub> or V <sub>O</sub> <-0.3V	-10	+10	mA
I <sub>DET</sub>	Detector Clamping Diodes	-10	+10	mA
\/	Error Amplifier Input, Output, ZCD and RDY Pin <sup>(1)</sup>	-0.3	8.0	
V <sub>IN</sub>	CS Input Voltage <sup>(2)</sup>	-10.0	6.0	V
TJ	Operating Junction Temperature		+150	°C
T <sub>A</sub>	Operating Temperature Range	-40	+125	°C
T <sub>STG</sub>	Storage Temperature Range	-65	+150	°C
ESD	Electrostatic Discharge Human Body Model, JESD22-A114		2.5	kV
ESD	Capability Charged Device Model, JESD22-C101		2.0	KV

#### Notes:

- 1. When this pin is supplied by external power sources by accident, its maximum allowable current is 50mA.
- 2. In case of DC input, acceptable input range is -0.3V~6V: within 100ns -10V~6V is acceptable, but electrical specifications are not guaranteed during such a short time.

# **Thermal Impedance**

	Symbol	Paran	neter		Min.	Max.	Unit	
Ì	ΘJA	Thermal Resistance, Junction-to-A	mbient <sup>(3)</sup>		150		°C/W	

ronica S.A. de C.

#### Note:

3. Regarding the test environment and PCB type, please refer to JESD51-2 and JESD51-10.

## **Electrical Characteristics**

 $V_{CC}$  = 14V,  $T_A$  = -40°C~+125°C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>CC</sub> Section					•	
V <sub>START</sub>	Start Threshold Voltage	V <sub>CC</sub> Increasing	11	12	13	V
V <sub>STOP</sub>	Stop Threshold Voltage	V <sub>CC</sub> Decreasing	7.5	8.5	9.5	V
HY <sub>UVLO</sub>	UVLO Hysteresis		3.0	3.5	4.0	V
Vz	Zener Voltage	I <sub>CC</sub> =20mA	20	22	24	V
V <sub>OP</sub>	Recommended Operating Range		13		20	V
Supply Curr	rent Section					-
I <sub>START</sub>	Startup Supply Current	V <sub>CC</sub> =V <sub>START</sub> -0.2V		120	190	μΑ
$I_{OP}$	Operating Supply Current	Output Not Switching		1.5	3.0	mA
$I_{DOP}$	Dynamic Operating Supply Current	50kHZ, C <sub>I</sub> =1nF		2.5	4.0	mA
I <sub>OPDIS</sub>	Operating Current at Disable	V <sub>INV</sub> =0V	90	160	230	μΑ
Error Ampli	fier Section					
$V_{REF1}$	Voltage Feedback Input Threshold1	T <sub>A</sub> =25°C	2.465	2.500	2.535	V
$\Delta V_{\text{REF1}}$	Line Regulation	V <sub>CC</sub> =14V~20V		0.1	10.0	mV
$\Delta V_{REF2}$	Temperature Stability of V <sub>REF1</sub> <sup>(4)</sup>			20		mV
I <sub>EA,BS</sub>	Input Bias Current	V <sub>INV</sub> =1V~4V	-0.5	4	0.5	μΑ
I <sub>EAS,SR</sub>	Output Source Current	V <sub>INV</sub> =V <sub>REF</sub> -0.1V		-12		μΑ
I <sub>EAS,SK</sub>	Output Sink Current	V <sub>INV</sub> =V <sub>REF</sub> +0.1V		12	4	μΑ
V <sub>EAH</sub>	Output Upper Clamp Voltage	V <sub>INV</sub> =1V, V <sub>CS</sub> =0V	6.0	6.5	7.0	V
V <sub>EAZ</sub>	Zero Duty Cycle Output Voltage	The state of the s	0.9	1.0	1.1	V
g <sub>m</sub>	Transconductance <sup>(4)</sup>		90	115	140	μmho
Maximum O	n-Time Section	_			l .	
ton,max1	Maximum On-Time Programming 1	T <sub>A</sub> =25°C, V <sub>ZCD</sub> =1V	35.5	41.5	47.5	μs
t <sub>ON,MAX2</sub>	Maximum On-Time Programming 2	T <sub>A</sub> =25°C I <sub>ZCD</sub> =0.469mA	11.2	13.0	14.8	μs
Current-Sen	se Section					
V <sub>CS</sub>	Current Sense Input Threshold Voltage Limit		0.7	0.8	0.9	V
I <sub>CS,BS</sub>	Input Bias Current	V <sub>CS</sub> =0V~1V	-1.0	-0.1	1.0	μΑ
t <sub>CS,D</sub>	Current Sense Delay to Output <sup>(4)</sup>	dV/dt=1V/100ns, from 0V to 5V		350	500	ns

Continued on the following page...

## **Electrical Characteristics**

 $V_{CC}$  = 14V,  $T_A$  = -40°C~+125°C, unless otherwise specified.

Symbol	Parameter Conditions		Min.	Тур.	Max.	Units
Zero-Curi	rent Detect Section					
$V_{ZCD}$	Input Voltage Threshold <sup>(4)</sup>		1.35	1.50	1.65	V
HY <sub>ZCD</sub>	Detect Hysteresis <sup>(4)</sup>		0.05	0.10	0.15	V
$V_{CLAMPH}$	Input High Clamp Voltage	I <sub>DET</sub> =3mA	5.5	6.2	7.5	V
V <sub>CLAMPL</sub>	Input Low Clamp Voltage	I <sub>DET</sub> = -3mA	0	0.65	1.00	V
I <sub>ZCD,BS</sub>	Input Bias Current	V <sub>ZCD</sub> =1V~5V	-1.0	-0.1	1.0	μA
I <sub>ZCD,SR</sub>	Source Current Capability <sup>(4)</sup>	T <sub>A</sub> =25°C			-4	mA
$I_{ZCD,SK}$	Sink Current Capability <sup>(4)</sup>	T <sub>A</sub> =25°C			10	mA
t <sub>ZCD,D</sub>	Maximum Delay From ZCD to Output Turn-On <sup>(4)</sup>	dV/dt=-1V/100ns, from 5V to 0V	100		200	ns
Output Se	ection				1	
V <sub>OH</sub>	Output Voltage High	I <sub>O</sub> =-100mA, T <sub>A</sub> =25°C	9.2	11.0	12.8	V
V <sub>OL</sub>	Output Voltage Low	I <sub>O</sub> =200mA, T <sub>A</sub> =25°C		1.0	2.5	V
t <sub>RISE</sub>	Rising Time <sup>(4)</sup>	C <sub>IN</sub> =1nF		50	100	ns
t <sub>FALL</sub>	Falling Time <sup>(4)</sup>	C <sub>IN</sub> =1nF		50	100	ns
$V_{O,MAX}$	Maximum Output Voltage	V <sub>CC</sub> =20V, I <sub>O</sub> =100μA	11.5	13.0	14.5	V
V <sub>O,UVLO</sub>	Output Voltage with UVLO Activated	V <sub>CC</sub> =5V, I <sub>O</sub> =100μA	1		1	V
Restart / I	Maximum Switching Frequency Limit	Section				
t <sub>RST</sub>	Restart Timer Delay		50	150	300	μs
f <sub>MAX</sub>	Maximum Switching Frequency <sup>(4)</sup>		250	300	350	kHz
RDY Pin						
I <sub>RDY,SK</sub>	Output Sink Current		1	2	4	mA
V <sub>RDY,SAT</sub>	Output Saturation Voltage	I <sub>RDY,SK</sub> =2mA	7	320	500	mV
I <sub>RDY,LK</sub>	Output Leakage Current	Output High Impedance	# 8	40	1	μÁ
Soft-Start	t Timer Section	CO A PRI BU				F 18 18.
t <sub>SS</sub>	Internal Soft-Soft <sup>(4)</sup>		3	5	7	ms
UVLO Se	ction				·	
V <sub>RDY</sub>	Output Ready Voltage		2.185	2.240	2.295	V
HY <sub>RDY</sub>	Output Ready Hysteresis			0.600		V
Protectio			ı	I.	<u> </u>	
V <sub>OVP</sub>	OVP Threshold Voltage	T <sub>A</sub> =25°C	2.620	2.675	2.730	V
HY <sub>OVP</sub>	OVP Hysteresis	T <sub>A</sub> =25°C	0.120	0.175	0.230	V
V <sub>EN</sub>	Enable Threshold Voltage		0.40	0.45	0.50	V
HY <sub>EN</sub>	Enable Hysteresis		0.050	0.10	0.15	V
T <sub>SD</sub>	Thermal Shutdown Temperature <sup>(4)</sup>		125	140	155	°C
	Hysteresis Temperature of TSD <sup>(4)</sup>	+		_		_

#### Note:

<sup>4.</sup> These parameters, although guaranteed by design, are not production tested.

# Comparison of FAN7530 and FAN7930

Function	FAN7530	FAN7930	FAN7930 Advantages
			No External Circuit for PFC Output UVLO
PFC Ready Pin	None	Integrated	<ul> <li>Reduction of Power Loss and BOM Cost Caused by PFC Out UVLO Circuit</li> </ul>
			Open-Drain Pin has Versatile Uses
			Abnormal CCM Operation Prohibited
Frequency Limit	None	Integrated	<ul> <li>Abnormal Inductor Current Accumulation can be Prohibited</li> </ul>
AC Absent			■ Increase System Reliability with AC On-Off Test
Detection	None	Integrated	<ul> <li>Guarantee Stable Operation at Short Electric Power Failure</li> </ul>
Soft-Start and			■ Reduce Voltage and Current Stress at Startup
Overshoot-less	None	Integrated	Eliminate Audible Noise due to Unwanted OVP Triggering
THD Optimizer	External	Internal	No External Resistor is Needed
TSD	None	140°C with 60°C	Stable and Reliable TSD Operation
עסו	None	Hysteresis	■ Converter Temperature Range Limited Range



# **Typical Performance Characteristics**




Figure 4. Voltage Feedback Input Threshold 1 (V<sub>REF1</sub>) vs. T<sub>A</sub>




Figure 6. Stop Threshold Voltage (VSTOP) vs. TA




Figure 8. Operating Supply Current (IOP) vs. TA




Figure 5. Start Threshold Voltage (V<sub>START</sub>) vs. T<sub>A</sub>




Figure 7. Startup Supply Current (ISTART) VS. TA




Figure 9. Output Upper Clamp Voltage (VEAH) vs. TA

# **Typical Performance Characteristics**




Figure 10. Zero Duty Cycle Output Voltage ( $V_{EAZ}$ ) vs.  $T_A$ 




Figure 12. Maximum On-Time Program 2 ( $t_{ON,MAX2}$ ) vs.  $T_A$ 




Figure 14. Input High Clamp Voltage (V<sub>CLAMPH</sub>) vs. T<sub>A</sub>




Figure 11. Maximum On-Time Program 1 (ton, MAX1) vs. T<sub>A</sub>




Figure 13. Current Sense Input Threshold Voltage Limit (Vcs) vs. T<sub>A</sub>




Figure 15. Input Low Clamp Voltage (V<sub>CLAMPL</sub>) vs. T<sub>A</sub>

# **Typical Performance Characteristics**




Figure 16. Output Voltage High (VoH) vs. TA




Figure 18. Restart Timer Delay (t<sub>RST</sub>) vs. T<sub>A</sub>




Figure 20. Output Saturation Voltage (V<sub>RDY,SAT</sub>) vs. T<sub>A</sub>




Figure 17. Output Voltage Low (VoL) vs. TA




Figure 19. Output Ready Voltage (VRDY) vs. TA




Figure 21. OVP Threshold Voltage (V<sub>OVP</sub>) vs. T<sub>A</sub>

## **Applications Information**

1. Startup: Normally, supply voltage ( $V_{CC}$ ) of a PFC block is fed from the additional power supply, which can be called standby power. Without this standby power, auxiliary winding to detect zero current detection can be used as a supply source. Once the supply voltage of the PFC block exceeds 12V, internal operation is enabled until the voltage drops to 8.5V. If  $V_{CC}$  exceeds  $V_Z$ , 20mA current is sinking from  $V_{CC}$ .




Figure 22. Startup Circuit

2. INV Block: Scaled-down voltage from the output is the input for the INV pin. Many functions are embedded based on the INV pin: transconductance amplifier, output OVP comparator, disable comparator, and output UVLO comparator.

For the output voltage control, a transconductance amplifier is used instead of the conventional voltage amplifier. The transconductance amplifier (voltage-controlled current source) aids the implementation of OVP and disable function. The output current of the amplifier changes according to the voltage difference of the inverting and non-inverting input of the amplifier. To cancel down the line input voltage effect on power factor correction, effective control response of PFC block should be slower than the line frequency and this conflicts with the transient response of controller. Two-pole one-zero type compensation may be used to meet both requirements.

The OVP comparator shuts down the output drive block when the voltage of the INV pin is higher than 2.675V and there is 0.175V hysteresis. The disable comparator disables the operation when the voltage of the inverting input is lower than 0.35V and there is 100mV hysteresis. An external small-signal MOSFET can be used to disable the IC, as shown in Figure 23. The IC operating current decreases to reduce power consumption if the IC is disabled. Figure 24 is the timing chart of the internal circuit near the INV pin when rated PFC output voltage is assumed at  $390V_{DC}$  and  $V_{CC}$  supply voltage is 15V.




Figure 23. Circuit Around INV Pin




Figure 24. Timing Chart for INV Block

**3. RDY Output**: When the INV voltage is higher than 2.24V, output UVLO voltage is triggered to high and lasts until the INV voltage is lower than 1.64V. This signal outputs through the RDY pin. RDY pin output is open-drain type, so needs an external pull-up resistor to supply the proper power source. The RDY pin output remains floating until V<sub>CC</sub> is higher than 2V.

**4. Zero-Current Detection**: Zero-current detection (ZCD) generates the turn-on signal of the MOSFET when the boost inductor current reaches zero using an auxiliary winding coupled with the inductor. When the power switch turns on, negative voltage is induced at the auxiliary winding due to the opposite winding direction (see equation 1) and positive voltage is induced (see equation 2) when the power switch turns off.

$$V_{AUX} = -\frac{T_{AUX}}{T_{IND}} \cdot V_{AC} \tag{1}$$

$$V_{AUX} = \frac{T_{AUX}}{T_{IND}} \cdot (V_{PFCOUT} - V_{AC})$$
 (2)

where,  $V_{AUX}$  is the auxiliary winding voltage,  $T_{IND}$  and  $T_{AUX}$  are boost inductor turns and auxiliary winding turns respectively,  $V_{AC}$  is input voltage for PFC converter and  $V_{OUT\ PFC}$  is output voltage from the PFC converter.




Figure 25. Circuit Near ZCD

Because auxiliary winding voltage can swing from negative voltage to positive voltage, the internal block in ZCD pin has both positive and negative voltage clamping circuits. When the auxiliary voltage is negative, internal circuit clamps the negative voltage at the ZCD pin around 0.65V by sourcing current to the serial resistor between the ZCD pin and the auxiliary winding. When the auxiliary voltage is higher than 6.5V, current is sinked through a resistor from the auxiliary winding to the ZCD pin.




Figure 26. Auxiliary Voltage Depends on MOSFET Switching

To check the boost inductor current zero instance, auxiliary winding voltage is used. When boost inductor current becomes zero, there is a resonance between boost inductor and all capacitors at MOSFET drain pin,

including  $C_{OSS}$  of the MOSFET; an external capacitor at the D-S pin to reduce the voltage rising and falling slope of the MOSFET; a parasitic capacitor at inductor; and so on to improve performance. Resonated voltage is reflected to the auxiliary winding and can be used as detecting zero current of boost inductor and valley position of MOSFET voltage stress. For valley detection, a minor delay by the resistor and capacitor is needed. A capacitor increases the noise immunity at the ZCD pin. If ZCD voltage is higher than 1.5V, an internal ZCD comparator output becomes HIGH and LOW when the ZCD goes below 1.4V. At the falling edge of comparator output, internal logic turns on the MOSFET.




Figure 27. Auxiliary Voltage Threshold

When no ZCD signal is available, the PFC controller cannot turn on MOSFET, so the controller checks every switching off time and forces MOSFET turn on when the off time is longer than 150µs. It is called restart timer. Restart timer triggers MOSFET turn on at startup and may be used at the input voltage zero cross period.




Figure 28. Restart Timer at Startup

www.agelectronica.com

Because the MOSFET turn on depends on the ZCD input, switching frequency may increase to higher than several megahertz due to the miss-triggering or noise on the nearby ZCD pin. If the switching frequency is higher than needed for critical conduction mode (CRM), operation mode shifts to continuous conduction mode (CCM). In CCM, unlike CRM where the boost inductor current is reset to zero at the next switch on; inductor current builds up at every switching cycle and can be raised to very high current, that exceeds the current rating of the power switch or diode. This can seriously damage the power switch and result in burn down. To avoid this, maximum switching frequency limitation is embedded. If ZCD signal is applied again within 3.3µs after the previous rising edge of gate signal, this signal is ignored internally and FAN7930 waits for another ZCD signal. This slightly degrades the power factor performance at light load and high input voltage.




Figure 29. Maximum Switching Frequency
Limit Operation

5. Control: The scaled output is compared with the internal reference voltage and sinking or sourcing current is generated from the COMP pin by the transconductance amplifier. The error amplifier output is compared with the internal sawtooth waveform to give proper turn-on time based on the controller.




Figure 30. Control Circuit

Unlike a conventional voltage-mode PWM controller, FAN7930 turns on the MOSFET at the falling edge of ZCD signal. On instance is decided by the external signal and the turn-on time lasts until the error amplifier output (V<sub>COMP</sub>) and sawtooth waveform meet. When load is heavy, output voltage decreases, scaled output decreases, COMP voltage increases to compensate low

output, turn-on time lengthens to give more inductor turn-on time, and increased inductor current raises the output voltage. This is how PFC negative feedback controller regulates output.

The maximum of  $V_{\text{COMP}}$  is limited to 6.5V, which dictates the maximum turn-on time, and switching stops when  $V_{\text{COMP}}$  is lower than 1.0V.




Figure 31. Turn-On Time Determination

The roles of PFC controller are regulating output voltage and input current shaping to increase power factor. Duty control based on the output voltage should be fast enough to compensate output voltage dip or overshoot. For the power factor, however, the control loop must not react to the fluctuating AC input voltage. These two requirements conflict; therefore, when designing a feedback loop, the feedback loop should be least 10 times slower than AC line frequency. That slow response is made by C1 at compensator. R1 makes gain boost around operation region and C2 attenuates gain at higher frequency. Boost gain by R1 helps raise the response time and improves phase margin.




Figure 32. Compensators Gain Curve

For the transconductance error amplifier side, gain changes based on differential input. When the error is large, gain is large to make the output dip or peak to suppress quickly. When the error is small, low gain is used to improve power factor performance.




Figure 33. Gain Characteristic

**6. Soft-Start**: When  $V_{\text{CC}}$  touches  $V_{\text{START}}$ , internal reference voltage is increased like a stair step for 5ms. As a result,  $V_{\text{COMP}}$  is also raised gradually and MOSFET turn-on time increases smoothly. This reduces voltage and current stress on the power switch during startup.




Figure 34. Soft-Start Sequence

7. "Overshoot-less" Startup: Feedback control speed of PFC is quite slow. Due to the slow response, there is a gap between output voltage and feedback control. That is why over-voltage protection (OVP) is critical at the PFC controller and voltage dip caused by fast load changes from light to heavy is diminished by a bulk capacitor. OVP is easily triggered at startup phase. Operation on and off by OVP at startup may cause audible noise and can increase voltage stress at startup, which is normally higher than in normal operation. This operation is better when soft-start time is very long. However, too long startup time enlarges the output

voltage building time at light load. FAN7930 has "overshoot-less" control at startup. During startup, the feedback loop is controlled by an internal proportional gain controller and when the output voltage reaches the rated value, it switches to an external compensator after a transition time of 30ms. In short, an internal proportional gain controller eliminates overshoot at startup and an external conventional compensator takes over successfully afterward.




Figure 35. Overshoot-less Startup Control

8. THD Optimization: Total harmonic distortion (THD) is the factor that dictates how closely input current shape matches sinusoidal form. The turn-on time of the PFC controller is almost constant over one AC line period due to the extremely low feedback control response. The turn-off time is decided by the current decrease slope of the boost inductor made by the input voltage and output voltage. Once inductor current becomes zero, resonance between Coss and the boost inductor makes oscillating waveforms at the drain pin and auxiliary winding. By checking the auxiliary winding voltage through the ZCD pin, the controller can check the zero current of boost inductor. At the same time, a minor delay time is inserted to determine the valley position of drain voltage. The input and output voltage difference is at its maximum at the zero cross point of AC input voltage. The current decrease slope is steep near the zero cross region and more negative inductor current flows during a drain voltage valley detection time. Such a negative inductor current cancels down the positive current flows and input current becomes zero, called "zero-cross distortion" in PFC.




Figure 37. Input and Output Current Near Input Voltage Peak Zero Cross

To improve this, lengthened turn-on time near the zero cross region is a well-known technique, though the method may be different from company to company and may be proprietary. FAN7930 emdodies this by sourcing current through the ZCD pin. Auxiliary winding voltage becomes negative when the MOSFET turns on and is proportional to input voltage. The negative clamping circuit of ZCD outputs the current to maintain the ZCD voltage at a fixed value. The sourcing current from the ZCD is directly proportional to the input voltage. Some portion of this current is applied to the internal sawtooth generator together with a fixed-current source. Theoretically, the fixed-current source and the capacitor at sawtooth generator decide the maximum turn-on time when no current is sourcing at ZCD clamp circuit and available turn-on time gets shorter proportional to the ZCD sourcing current.

Figure 39. Effect of THD Optimizer

By THD optimizer, turn-on time over one AC line period is proportionally changed, depending on input voltage. Near zero cross, lengthened turn-on time improves THD performance.

9. Input Voltage Absent Detection: To save power loss caused by input voltage sensing resistors and to optimize THD easily, the FAN7930 omits AC input voltage detection. Therefore, no information about AC input is available from the internal controller. In many cases, the  $V_{\rm CC}$  of PFC controller is supplied by a independent power source like standby power. In this scheme, some mismatch may exist. For example, when the electric power is suddenly interrupted during two or three AC line periods;  $V_{\rm CC}$  is still alive during that time, but output voltage drops because there is no input power source. Consequently, the control loop tries to compensate for the output voltage drop and  $V_{\rm COMP}$  reaches its maximum. This lasts until AC input voltage is

live again. When AC input voltage is live again, high  $V_{\text{COMP}}$  allows high switching current and more stress is put on the MOSFET and diode. To protect against this, FAN7930 internally checks if the input AC voltage exists. If input does not exist, soft-start is reset and waits until AC input is live again. Soft-start manages the turn-on time for smooth operation when it detects AC input is applied again and applies less voltage and current stress on startup.




Figure 40. Operation without Input Voltage Absent Circuit

Electrónica




Figure 41. Operation with Input Voltage
Absent Circuit

- 10. Current Sense: The MOSFET current is sensed using an external sensing resistor for the over-current protection. If the CS pin voltage is higher than 0.8V, the over-current protection comparator generates a protection signal. An internal RC filter of  $40k\Omega$  and 8pF is included to filter switching noise.
- 11. Gate Driver Output: FAN7930 contains a single totem-pole output stage designed for a direct drive of the power MOSFET. The drive output is capable of up to +500/-800mA peak current with a typical rise and fall time of 50ns with 1nF load. The output voltage is clamped to 13V to protect the MOSFET gate even if the Vcc voltage is higher than 13V.

#### **PCB Layout Guide**

PFC block normally handles high switching current and the voltage low energy signal path can be affected by the high energy path. Cautious PCB layout is mandatory for stable operation.

- 1. The gate drive path should be as short as possible. The closed-loop that starts from the gate driver, MOSFET gate, and MOSFET source to ground of PFC controller is recommended as close as possible. This is also crossing point between power ground and signal ground. Power ground path from the bridge diode to the output bulk capacitor should be short and wide. The sharing position between power ground and signal ground should be only at one position to avoid ground loop noise. Signal path of PFC controller should be short and wide for external components to contact.
- PFC output voltage sensing resistor is normally high to reduce current consumption. This path can be affected by external noise. To reduce noise possibility at the INV pin, a shorter path for output sensing is recommended. If a shorter path is not possible, place some dividing resistors between PFC output and the INV pin — closer to the INV pin is better. Relative high voltage close to the INV pin can be helpful.
- ZCD path is recommended close to auxiliary winding from boost inductor and to the ZCD pin. If that is difficult, place a small capacitor (below 50pF) to reduce noise.
- 4. Switching current sense path should not share with another path to avoid interference. Some additional components may be needed to reduce the noise level applied to the CS pin.

 A stabilizing capacitor for V<sub>CC</sub> is recommended as close as possible to the V<sub>CC</sub> and ground pins. If it is difficult, place the SMD capacitor as close to the corresponding pins as possible.




Figure 42. Recommended PCB Layout

# Electrónica S.A. de C.V.

## **Typical Application Circuit**


Application	Device	Input Voltage Range	Rated Output Power	Output Voltage (Maximum Current)
LCD TV Power Supply	FAN7930	90-265V <sub>AC</sub>	195W	390V (0.5A)

#### **Features**

- Average efficiency of 25%, 50%, 75%, and 100% load conditions is higher than 95% at universal input.
- Power factor at rated load is higher than 0.98 at universal input.
- Total Harmonic Distortion (THD) at rated load is lower than 15% at universal input.

#### **Key Design Notes**

- When auxiliary V<sub>CC</sub> supply is not available, V<sub>CC</sub> power can be supplied through Zero Current Detect (ZCD) winding. The power consumption of R103 is quite high, so its power rating needs checking.
- Because the input bias current of INV pin is almost zero, output voltage sensing resistors (R112~R115) as high as possible. However, too-high resistance makes the node easily affected by noise. Thus values need to strike a balance between power consumption and noise immunity.
- Quick charge diode (D106) can be eliminated. Without D106, system operation is normal due to the controller's highly reliable protection features.



## 2. Transformer




Figure 44. Transformer Schematic Diagram of FAN7930

# 3. Winding Specification

Position	No Din (C. E)	Wire	Turns	Winding	Barrier Tape					
Position	No	$Pin (S \rightarrow F)$	vvire	Turns	Turns	Turris	Method	TOP	вот	Ts
Dottom	N <sub>p</sub>	9, 10 → 7, 8	0.1φ×50	49	Solenoid Winding	4		1		
Bottom	Insulation: F	Polyester Tape t =	0.025mm, 3 La	yers	39					
Top	Naux	2 → 4	0.3φ	6	Solenoid Winding					
Тор	Insulation: Polyester Tape t = 0.025mm, 4 Layers									

#### 4. Electrical Characteristics

III and	Pin	Specification	Remark
Inductance	9, 10 → 7, 8	230μH ± 7%	100kHz, 1V

#### 5. Core & Bobbin

Core: EER3124, Samhwa (PL-7) (Ae=97.9mm<sup>2</sup>)

Bobbin: EER3124

## 6. Bill of Materials

Part #	Value	Note	Part #	Value	Note
	Resister			Switch	
R101	1ΜΩ	1W	Q101 FCPF20N60		20A, 600V, SuperFET
R102	330kΩ	1/2W		D	iode
R103	10kΩ	1W	D101	1N4746	1W, 18V, Zener Diode
R104	30kΩ	1/4W	D102	UF4004	1A, 400V Glass Passivated High-Efficiency Rectifier
R107	10kΩ	1/4W	D103	1N4148	1A, 100V Small-Signal Diode
R108	4.7kΩ	1/4W	D104	1N4148	1A, 100V Small-Signal Diode
R109	47kΩ	1/4W	D105		8A, 600V, General-Purpose Rectifier
R110	10kΩ	1/4W	D106		3A, 600V, General-Purpose Rectifier
R111	0.80kΩ	5W			
R112, 113, 114	3.9kΩ	1/4W	IC101	FAN7930	CRM PFC Controller
R115	75kΩ	1/4W			
	Capacitor			F	use
C101	220nF/275V <sub>AC</sub>	Box Capacitor	FS101	5A/250V	
C102	680nF/2 <b>75V</b> <sub>AC</sub>	Box Capacitor		ı	NTC
C103	0.68µF/630V	Box Capacitor	TH101	5D-15	
C104	12nF/50V	Ceramic Capacitor		Bridg	ge Diode
C105	100nF/50V	SMD (1206)	BD101		15A, 600V
C107	33µF/50V	Electrolytic Capacitor		Line	e Filter
C108	220nF/50V	Ceramic Capacitor	LF101	23mH	137
C109	47nF/50V	Ceramic Capacitor	Transformer		sformer
C110	1nF/50V	Ceramic Capacitor	T1	EER3124	Ae=97.9mm <sup>2</sup>
C112	47nF/50V	Ceramic Capacitor	CT.	4 2	NR
C111	220µF/450V	Electrolytic Capacitor	ZNR101	10D471	$P \leftarrow V$
C114	2.2nF/450V	Box Capacitor			
C115	2.2nF/450V	Box Capacitor			




Figure 45. 8-Lead Small Outline Package (SOP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.