30 V P-Channel POWERTRENCH® MOSFET

General Description

This P-Channel MOSFET is a rugged gate version of ON Semiconductor's advanced POWERTRENCH process. It has been optimized for power management applications requiring a wide range of gave drive voltage ratings (4.5 V - 25 V).


Features


- -40 A, -30 V
 - $R_{DS(ON)} = 20 \text{ m}\Omega$ @ $V_{GS} = -10 \text{ V}$
 - $R_{DS(ON)} = 30 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$
- Fast Switching Speed
- High Performance Trench Technology for Extremely Low R_{DS(ON)}
- High Power and Current Handling Capability
- Qualified to AEC Q101
- This Device is Pb-Free and are RoHS Compliant



ON Semiconductor®


www.onsemi.com





DPAK3 (TO-252 3 LD) CASE 369AS

MARKING DIAGRAM



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code

&3 = Numeric Date Code

kK = Lot Code

FDD6685 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C, Unless otherwise noted)

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		-30	V
V _{GSS}	Gate-Source Voltage		±25	V
I _D	Continuous Drain Current	@T _C = 25°C (Note 5)	-40	Α
		@T _A = 25°C (Note 3a)	-11	
		Pulsed, PW ≤ 100 μs (Note 3b)	-100	
P _D	Power Dissipation for Single Operation	(Note 3)	52	W
		(Note 3a)	3.8	
		(Note 3b)	1.6	
T _J , T _{STG}	Operating and Storage Junction Tempera	ature Range	-55 to +175	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ hetaJC}$	Thermal Resistance, Junction-to-Case (Note 3)	2.9	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction-to-Ambient (Note 3a)	40	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient (Note 3b)	96	°C/W

^{1.} This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at http://www.aecouncil.com/

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Device	Reel Size	Tape Width	Quantity
FDD6685	FDD6685	13"	16 mm	2500 Units

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
DRAIN-SOUR	CE AVALANCHE RATINGS (NOTE 4)	<u> </u>	-	-	-	-
E _{AS}	Single Pulse Drain-Source Avalanche Energy	I _D = -11 A		42		mJ
I _{AS}	Maximum Drain-Source Avalanche Current			-11		Α
OFF CHARAC	TERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-30			V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I _D = –250 μA, Referenced to 25°C		-24		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -24 V, V _{GS} = 0 V			-1	μΑ
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 25V, V_{DS} = 0 V$			±100	nA
ON CHARACT	ERISTICS					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-1	-1.8	-3	V
$\Delta V_{GS(th)} / \Delta T_{J}$	Gate Threshold Voltage Temperature Coefficient	I_D = -250 μ A, Referenced to 25°C		5		mV/°C
R _{DS(on)}	Static Drain-Source	$V_{GS} = -10 \text{ V}, I_D = -11 \text{ A}$		14	20	mΩ
	On–Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -9 \text{ A}$		21 20	30	
		$V_{GS} = -10 \text{ V}, I_D = -11 \text{ A}, T_J = 125^{\circ}\text{C}$				

^{2.} All ON Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
ON CHARACT	TERISTICS	•				
I _{D(on)}	On-State Drain Current	$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$	-20			Α
9FS	Forward Transconductance	V _{DS} = -5 V, I _D = -11 A		26		S
DYNAMIC CH	ARACTERISTICS					
C _{iss}	Input Capacitance	V _{DS} = -15 V, V _{GS} = 0 V, f = 1.0 MHz		1715		pF
C _{oss}	Output Capacitance	VDS = 13 V, VGS = 0 V, 1 = 1.0 W112		440		pF
C _{rss}	Reverse Transfer Capacitance			225		pF
R_G	Gate Resistance	V _{GS} = 15 mV, f = 1.0 MHz		3.6		Ω
SWITCHING C	CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, I_D = -1 \text{ A}, V_{GS} = -10 \text{ V},$		17	31	ns
t _r	Turn-On Rise Time	$R_{GEN} = 6 \Omega$		11	21	ns
t _{d(off)}	Turn-Off Delay Time			43	68	ns
t _f	Turn-Off Fall Time			21	34	ns
Qg	Total Gate Charge	$V_{DS} = -15V$, $I_{D} = -11$ A, $V_{GS} = -5$ V		17	24	nC
Q _{gs}	Gate-Source Charge			9		nC
Q _{gd}	Gate-Drain Charge	7		4		nC
DRAIN-SOUR	ICE DIODE CHARACTERISTICS AND M	AXIMUM RATINGS				
V_{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = -3.2 A (Note 4)		-0.8	-1.2	V
Trr	Diode Reverse Recovery Time	IF = -11 A,		26		ns
Qrr	Diode Reverse Recovery Charge	diF/dt = 100 A/μs		13		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



4. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

5. Maximum current is calculated as: R_{DS(ON)}

where P_D is maximum power dissipation at T_C = 25°C and $R_{DS(on)}$ is at $T_{J(max)}$ and V_{GS} = 10 V. 6. Starting T_J = 25°C, L = 0.69 mH, I_{AS} = -11 A

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. On–Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On–Resistance Variation with Gate–to–Source Voltage





Figure 5. Transfer Charactersistics



-V_{SD}, Body Diode Forward Voltage [V]

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

TYPICAL CHARACTERISTICS (continued)




Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Minimum Power Dissipation




Figure 11. Transient Thermal Response Curve

NOTES:


- 7. Thermal characterization performed using the conditions described in Note 3b.
- 8. Transient thermal response will change depending on the circuit board design.

POWERTRENCH registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.


DATE 30 SEP 2016

DPAK3 (TO-252 3 LD) CASE 369AS ISSUE O


6.73 6.35 Α 5,46 1.02 MAX 0.25 MAX Ċ PLASTIC BODY STUB DIODE PRODUCTS VERSION (0.59)0.89 0.25 MAM C 2.29 0.64 4.57




LAND PATTERN RECOMMENDATION



NON-DIODE PRODUCTS VERSION






NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC, TO-252,

- ISSUE C, VARIATION AA.

 B) ALL DIMENSIONS ARE IN MILLIMETERS.
 C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- D) SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED CORNERS OR EDGE PROTRUSION.
- E TRIMMED CENTER LEAD IS PRESENT ONLY FOR DIODE PRODUCTS
- F) DIMENSIONS ARE EXCLUSSIVE OF BURSS, MOLD FLASH AND TIE BAR EXTRUSIONS.
- G) LAND PATTERN RECOMENDATION IS BASED ON IPC7351A STD TO228P991X239-3N.



DOCUMENT NUMBER:	98AON13810G	Ele
STATUS:	ON SEMICONDUCTOR STANDARD	aco vei
NEW STANDARD:		"C
DESCRIPTION:	DPAK3 (TO-252 3 LD)	

lectronic versions are uncontrolled except when ccessed directly from the Document Repository. Printed ersions are uncontrolled except when stamped CONTROLLED COPY" in red.

SCALE: 12X

PAGE 1 OF 2