

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees



December 2010

FOD8001 High Noise Immunity, 3.3V/5V Logic Gate Optocoupler

Features

- High Noise Immunity characterized by Common Mode Rejection (CMR) and Power Supply Rejection (PSR) specifications
 - 20kV/µs Minimum Static CMR @ Vcm = 1000V
 - 25kV/µs Typical Dynamic CMR @ Vcm = 1500V, 20MBaud Rate
 - PSR in excess of 10% of the supply voltages across full operating bandwidth
- High Speed:
 - 25Mbit/sec Date Rate (NRZ)
 - 40ns max. Propagation Delay
 - 6ns max. Pulse Width Distortion
 - 20ns max. Propagation Delay Skew
- 3.3V and 5V CMOS Compatibility
- Extended industrial temperate range, -40°C to 105°C temperature range
- Safety and regulatory pending approvals:
 - UL1577, 3750 VACRMS for 1 min.
 - IEC60747-5-2 (pending)

Applications

- Industrial fieldbus communications
 - Profibus, DeviceNet, CAN, RS485
- Programmable Logic Control
- Isolated Data Acquisition System

Description


The FOD8001 is a 3.3V/5V high-speed logic gate Optocoupler, which supports isolated communications allowing digital signals to communicate between systems without conducting ground loops or hazardous voltages. It utilizes Fairchild's proprietary coplanar packaging technology, Optoplanar®, and optimized IC design to achieve high noise immunity, characterized by high common mode rejection and power supply rejection specifications.

This high-speed logic gate optocoupler, packaged in a compact 8-pin small outline package, consists of a high-speed AlGaAs LED driven by a CMOS buffer IC coupled to a CMOS detector IC. The detector IC comprises an integrated photodiode, a high-speed transimpedance amplifier and a voltage comparator with an output driver. The CMOS technology coupled to the high efficiency of the LED achieves low power consumption as well as very high speed (40ns propagation delay, 6ns pulse width distortion).

Related Resources

- www.fairchildsemi.com/products/opto/
- www.fairchildsemi.com/pf/FO/FOD0721.html
- www.fairchildsemi.com/pf/FO/FOD0720.html
- www.fairchildsemi.com/pf/FO/FOD0710.html

Functional Schematic



*: Pin 3 must be left unconnected

VI LED Vo H OFF H L ON L

©2008 Fairchild Semiconductor Corporation FOD8001 Rev. 1.0.3

Pin Definitions

Pin Number	Pin Name	Pin Function Description		
1	V _{DD1}	Input Supply Voltage		
2	V _I	Input Data		
3		ED Anode – Must be left unconnected		
4	GND1	Input Ground		
5	GND2	Output Ground		
6	V _O	Output Data		
7	NC	Not Connected		
8	V _{DD2}	Output Supply Voltage		

Absolute Maximum Ratings (T_A = 25°C Unless otherwise specified.)

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Value	Units
T _{STG}	Storage Temperature	-40 to +125	°C
T _{OPR}	Operating Temperature	-40 to +105	°C
T _{SOL}	Lead Solder Temperature (Refer to Reflow Temperature Profile)	260 for 10 sec	°C
V_{DD1}, V_{DD2}	Supply Voltage	0 to 6.0	V
V _I	Input Voltage	-0.5 to V _{DD1} + 0.5	V
I _I	Input DC Current	-10 to +10	μΑ
V _O	Output Voltage	-0.5 to V _{DD2} + 0.5	V
I _O	Average Output Current	10	mA
PDI	Input Power Dissipation ⁽¹⁾⁽³⁾	90	mW
PD _O	Total Power Dissipation ⁽²⁾⁽³⁾	70	mW

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
T _A	Ambient Operating Temperature	-40	+105	°C
V _{DD1} , V _{DD2}	Supply Voltages (3.3V Operation) ⁽⁴⁾	3.0	3.6	V
	Supply Voltages (5.0V Operation) ⁽⁴⁾	4.5	5.5	
V _{IH}	Logic High Input Voltage	2.0	V _{DD}	V
V _{IL}	Logic Low Input Voltage	0	0.8	V
t _r , t _f	Input Signal Rise and Fall Time		1.0	ms

Notes:

- 1. Derate linearly from 25°C at a rate of tbd W/°C
- 2. Derate linearly from 25°C at a rate of tbd mW/°C.
- 3. Functional operation under these conditions is not implied. Permanent damage may occur if the device is subjected to conditions outside these ratings.
- 4. 0.1µF bypass capacitor must be connected between Pin 1 and 4, and 5 and 8.

Isolation Characteristics (Apply over all recommended conditions, typical value is measured at $T_A = 25$ °C)

Symbol	Characteristics	Test Conditions	Min.	Тур.*	Max.	Unit
V _{ISO}	Input-Output Isolation Voltage	$f = 60Hz$, $t = 1.0$ min, $I_{I-O} \le 10\mu A^{(5)(6)}$	3750	_		Vac _{RMS}
R _{ISO}	Isolation Resistance	$V_{I-O} = 500V^{(5)}$	10 ¹¹	_	_	Ω
C _{ISO}	Isolation Capacitance	$V_{I-O} = 0V, f = 1.0MHz^{(5)}$	_	0.2	_	pF

Notes:

- 5. Device is considered a two terminal device: Pins 1, 2, 3 and 4 are shorted together and Pins 5, 6, 7 and 8 are shorted
- 6. 3,750 VAC $_{\mbox{\scriptsize RMS}}$ for 1 minute duration is equivalent to 4,500 VAC $_{\mbox{\scriptsize RMS}}$ for 1 second duration.

 $\textbf{Electrical Characteristics} \text{ (Apply over all recommended conditions, typical value is measured at } \\ V_{DD1} = V_{DD2} = +3.3V, V_{DD1} = +3.3V \text{ and } V_{DD2} = +5.0V, V_{DD1} = +5.0V \text{ and } V_{DD2} = +3.3V, V_{DD1} = V_{DD2} = +5.0V, T_A = 25^{\circ}C)$

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
INPUT CH	INPUT CHARACTERISTICS					
I _{DD1L}	Logic Low Input Supply Current	V _I = 0V		6.2	10.0	mA
I _{DD1H}	Logic High Input Supply Current	$V_I = V_{DD1}$		0.8	3.0	mA
I _{IA} , I _{IB}	Input Current		-10		+10	μA
OUTPUT (CHARACTERISTICS		•		•	
I _{DD2L}	Logic Low Output Supply Current	V _I = 0V		4.5	9.0	mA
I _{DD2H}	Logic High Output Supply Current	$V_I = V_{DD1}$		4.5	9.0	mA
V _{OH}	Logic High Output Voltage	$I_{O} = -20\mu A, V_{I} = V_{IH}, V_{DD2} = +3.3V$	2.9	3.3		V
		$I_{O} = -4mA, V_{I} = V_{IH}, V_{DD2} = +3.3V$	1.9	2.9		
		$I_{O} = -20\mu A, V_{I} = V_{IH}, V_{DD2} = +5.0V$	4.4	5.0		
		$I_{O} = -4mA, V_{I} = V_{IH}, V_{DD2} = +5.0V$	4.0	4.8		
VOL	Logic Low Output Voltage	$I_{O} = 20\mu A, V_{I} = V_{IL}$		0	0.1	V
		$I_O = 4mA, V_I = V_{IL}$		0.3	1.0	

Switching Characteristics (Apply over all recommended conditions, typical value is measured at $V_{DD1} = V_{DD2} = +3.3V$, $V_{DD1} = +3.3V$ and $V_{DD2} = +5.0V$, $V_{DD1} = +5.0V$ and $V_{DD2} = +3.3V$, $V_{DD1} = V_{DD2} = +5.0V$, $V_{DD1} = -4.3V$, $V_$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{PHL}	Propagation Delay Time to Logic Low Output	C _L = 15pF		25	40	ns
t _{PLH}	Propagation Delay Time to Logic High Output	C _L = 15pF		25	40	ns
PWD	Pulse Width Distortion, I t _{PHL} – t _{PLH} I	PWD = 40ns, C _L = 15pF		2	6	ns
	Data Rate				25	Mb/s
t _{PSK}	Propagation Delay Skew	$C_L = 15pF^{(7)}$			20	ns
t _R	Output Rise Time (10%–90%)			6.5		ns
t _F	Output Fall Time (90%–10%)			6.5		ns
ICM _H I	Common Mode Transient Immunity at Output High	$V_1 = V_{DD1}, V_O > 0.8 V_{DD1},$ $V_{CM} = 1000V^{(8)}$	20	40		kV/μs
ICM _L I	Common Mode Transient Immunity at Output Low	$V_1 = 0V, V_O < 0.8V, V_{CM} = 1000V^{(8)}$	20	40		kV/μs
C _{PDI}	Input Dynamic Power Dissipation Capacitance ⁽⁹⁾			30		pF
C _{PDO}	Output Dynamic Power Dissipation Capacitance ⁽⁹⁾			3		pF

Notes:

- t_{PSK} is equal to the magnitude of the worst case difference in t_{PHL} and/or t_{PLH} that will be seen between units at any given temperature within the recommended operating conditions.
- 8. Common mode transient immunity at output high is the maximum tolerable positive dVcm/dt on the leading edge of the common mode impulse signal, Vcm, to assure that the output will remain high. Common mode transient immunity at output low is the maximum tolerable negative dVcm/dt on the trailing edge of the common pulse signal, Vcm, to assure that the output will remain low.
- 9. Unloaded dynamic power dissipation is calculated as follows:

 $C_{PD} \times V_{DD} \times f + I_{DD} + V_{PD}$ where f is switched time in MHz.

Typical Performance Curves





Figure 2. Input Voltage Switching Threshold vs. Input Supply Voltage









Figure 4. Pulse Width Distortion vs. Ambient Temperature







Figure 6. Typical Fall Time vs. Ambient Temperature



Typical Performance Curves (Continued)

Figure 7. Typical Propogation Delay vs. Output Load Capacitance




Figure 8. Typical Width Distortion vs. Output Load Capacitance




Figure 9. Typical Rise Time vs. Output Load Capacitance




Figure 10. Typical Fall Time vs. Output Load Capacitance




Figure 11. Input Supply Current vs. Frequency





Figure 12. Output Supply Current vs. Frequency



Test Circuits




Figure 13. Test Circuit for Propogation Delay Time and Rise Time, Fall Time




Figure 14. Test Circuit for Instantaneous Common Mode Rejection Voltage

Application Information

Noise is defined as any unwanted signal that degrades or interferes with the operation of a system or circuit. Input-output noise rejection is a key characteristic of an optocoupler, and the performance specification for this noise rejection is called, "Common Mode Transient Immunity or Common Mode Rejection, CMR". The CMR test configuration is presented in high speed optocoupler datasheets, which tests the optocoupler to a specified rate of interfering signal (dv/dt), at a specified peak voltage (Vcm).

This defined noise signal is applied to the test device while the coupler is a stable logic high or logic low state. This test procedure evaluates the interface device in a constant or static logic state. This type of CMR can be referred to as "Static CMR". Fairchild's high speed optocouplers, which use an optically transparent, electrically conductive shield, and offer active totem pole logic output have static CMR in excess of 50KV/us at peak amplitudes of 1.5kV to 2.0kV.

Dynamic Common Mode Rejection

The noise susceptibility of an interface while it is actively transferring data is a common requirement in serial data communication. However, the static CMR specification is not adequate in quantifying the electrical noise susceptibility for optocouplers used in isolating high speed data transfer.

A serial data communication network's noise performance is usually quantified as the number of bit errors per second or as a ratio of the number of bits transmitted in a specified time frame. This describes Bit Error Rate, BER. Test equipment that evaluates BER is called a Bit Error Rate Tester, BERT. When a BERT system is combined with a CMR tester, the active or dynamic noise rejection of an isolated interface can then be quantified. This type of CMR is thus defined as "Dynamic CMR". Therefore, evaluating the common mode rejection while the optocoupler is switching at high speed represents a realistic approach to understand noise interference.

Test circuit functions were built to interface a commercial pseudo-random bit sequence (PRBS) generator and error detector with a pair of high speed optocouplers, FOD8001, connected in a loop-back configuration. With a 10MBaud PRBS serial data stream, no error was detected until the common mode voltage rose above 2.5kV with a dv/dt of 45kV/us. And increasing the data rate beyond 10Mbaud, the test was conducted at 20MBaud, and no error was detected at dv/dt of 25kV/us at common mode voltage of 1.5kV.


The test data for the dynamic CMR is comparable or better than the static CMR specifications found in the datasheet. These excellent noise rejection performances are results of the innovative circuit design and the proprietary coplanar assembly process.

Power Supply Noise Rejection

High levels of electrical noise can cause the optocoupler to register the incorrect logic state. The most commonly discussed noise signal is the common mode noise found between the input and output of the optocoupler. However, common mode noise is not the only path of noise into the input or output of the optocoupler. Due to the high gain and wide bandwidth of the transimpedance amplifier used for the photo detector circuits, power supply noise can cause the optocoupler to change state independent of the LED operation. Power supply noise is typically characterized as either random or periodic pulses with varying amplitudes and rates of rise and fall. The necessary tests have been conducted to understand the influence of the power supply noise and its effect of the proper operation of the FOD8001. The optocoupler under test offered power supply noise rejection in excess of 10% of the supply voltage for a frequency ranging from 100kHz to 35MHz, for logic high and logic low states.

©2008 Fairchild Semiconductor Corporation FOD8001 Rev. 1.0.3

Carrier Tape Specification



User Direction of Feed

Note:

All dimensions are in millimeters.


Ordering Information

Option	ion Order Entry Identifier		Description
No Suffix	FOD8001		Small outline 8-pin, shipped in tubes (50 units per tube)
R2	FOD8001R2		Small outline 8-pin, tape and reel (2,500 units per reel)





All packages are lead free per JEDEC: J-STD-020B standard.

Marking Information



Definitions		
1	Fairchild logo	
2	Device number	
3	One digit year code, e.g., '8'	
4	Two digit work week ranging from '01' to '53'	
5	Assembly package code	





ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

Phone: 81-3-5817-1050

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

www.onsemi.com