

April 2005

SPMTM

FSBB15CH60 Smart Power Module

Features

- UL Certified No.E209204 (SPM27-CA package)
- · Very low thermal resistance due to using DBC
- 600V-15A 3-phase IGBT inverter bridge including control ICs for gate driving and protection
- Divided negative dc-link terminals for inverter current sensing applications
- · Single-grounded power supply due to built-in HVIC
- · Isolation rating of 2500Vrms/min

Applications

- AC 100V ~ 253V three-phase inverter drive for small power ac motor drives
- Home appliances applications like air conditioner and washing machine.

General Description

It is an advanced smart power module (SPMTM) that Fairchild has newly developed and designed to provide very compact and high performance ac motor drives mainly targeting low-power inverter-driven application like air conditioner and washing machine. It combines optimized circuit protection and drive matched to low-loss IGBTs. System reliability is further enhanced by the integrated under-voltage lock-out and short-circuit protection. The high speed built-in HVIC provides opto-coupler-less single-supply IGBT gate driving capability that further reduce the overall size of the inverter system design. Each phase current of inverter can be monitored separately due to the divided negative dc terminals.




Figure 1.

Integrated Power Functions

• 600V-15A IGBT inverter for three-phase DC/AC power conversion (Please refer to Figure 3)

Integrated Drive, Protection and System Control Functions

- For inverter high-side IGBTs: Gate drive circuit, High voltage isolated high-speed level shifting
 Control circuit under-voltage (UV) protection
 Note) Available bootstrap circuit example is given in Figures 10 and 11.
- For inverter low-side IGBTs: Gate drive circuit, Short circuit protection (SC)
 Control supply circuit under-voltage (UV) protection
- Fault signaling: Corresponding to a UV fault (Low-side supply)
- Input interface: 3.3/5V CMOS/LSTTL compatible, Schmitt trigger input





Figure 2.

Pin Descriptions

Pin Number	Pin Name	Pin Description
1	V _{CC(L)}	Low-side Common Bias Voltage for IC and IGBTs Driving
2	COM	Common Supply Ground
3	IN _(UL)	Signal Input for Low-side U Phase
4	IN _(VL)	Signal Input for Low-side V Phase
5	IN _(WL)	Signal Input for Low-side W Phase
6	V _{FO}	Fault Output
7	C _{FOD}	Capacitor for Fault Output Duration Time Selection
8	C _{SC}	Capacitor (Low-pass Filter) for Short-Current Detection Input
9	IN _(UH)	Signal Input for High-side U Phase
10	V _{CC(UH)}	High-side Bias Voltage for U Phase IC
11	V _{B(U)}	High-side Bias Voltage for U Phase IGBT Driving
12	V _{S(U)}	High-side Bias Voltage Ground for U Phase IGBT Driving
13	IN _(VH)	Signal Input for High-side V Phase
14	V _{CC(VH)}	High-side Bias Voltage for V Phase IC
15	V _{B(V)}	High-side Bias Voltage for V Phase IGBT Driving
16	V _{S(V)}	High-side Bias Voltage Ground for V Phase IGBT Driving
17	IN _(WH)	Signal Input for High-side W Phase
18	V _{CC(WH)}	High-side Bias Voltage for W Phase IC
19	V _{B(W)}	High-side Bias Voltage for W Phase IGBT Driving
20	V _{S(W)}	High-side Bias Voltage Ground for W Phase IGBT Driving
21	N _U	Negative DC-Link Input for U Phase
22	N_V	Negative DC-Link Input for V Phase
23	N _W	Negative DC-Link Input for W Phase
24	U	Output for U Phase
25	V	Output for V Phase
26	W	Output for W Phase
27	Po r	Positive DC–Link Input

Internal Equivalent Circuit and Input/Output Pins



Note:

- 1. Inverter low-side is composed of three IGBTs, freewheeling diodes for each IGBT and one control IC. It has gate drive and protection functions.
- 2. Inverter power side is composed of four inverter dc-link input terminals and three inverter output terminals.
- 3. Inverter high-side is composed of three IGBTs, freewheeling diodes and three drive ICs for each IGBT.

Electrónica S.A. de C.V.

Absolute Maximum Ratings (T_J = 25°C, Unless Otherwise Specified)

Inverter Part

Symbol	Parameter	Conditions	Rating	Units
V_{PN}	Supply Voltage	Applied between P- N _U , N _V , N _W	450	V
V _{PN(Surge)}	Supply Voltage (Surge)	Applied between P- N _U , N _V , N _W	500	V
V _{CES}	Collector-emitter Voltage		600	V
± I _C	Each IGBT Collector Current	T _C = 25°C	15	Α
± I _{CP}	Each IGBT Collector Current (Peak)	T _C = 25°C, Under 1ms Pulse Width	30	Α
P _C	Collector Dissipation	T _C = 25°C per One Chip	50	W
T _J	Operating Junction Temperature	(Note 1)	-20 ~ 125	°C

Note

Control Part

Symbol	Parameter	Conditions	Rating	Units
V _{CC}	Control Supply Voltage	Applied between $V_{CC(UH)}$, $V_{CC(VH)}$, $V_{CC(WH)}$, $V_{CC(L)}$ - COM	20	V
V _{BS}	High-side Control Bias Voltage	Applied between $V_{B(U)}$ - $V_{S(U)}$, $V_{B(V)}$ - $V_{S(V)}$, $V_{B(W)}$ - $V_{S(W)}$	20	V
V _{IN}	Input Signal Voltage	Applied between $IN_{(UH)}$, $IN_{(VH)}$, $IN_{(WH)}$, $IN_{(UL)}$, $IN_{(VL)}$,	-0.3~17	V
V _{FO}	Fault Output Supply Voltage	Applied between V _{FO} - COM	-0.3~V _{CC} +0.3	V
I _{FO}	Fault Output Current	Sink Current at V _{FO} Pin	5	mA
V _{SC}	Current Sensing Input Voltage	Applied between C _{SC} - COM	-0.3~V _{CC} +0.3	V

Total System

Symbol	Parameter	Conditions	Rating	Units
V _{PN(PROT)}	Self Protection Supply Voltage Limit (Short Circuit Protection Capability)	$V_{CC} = V_{BS} = 13.5 \sim 16.5 V$ $T_J = 125^{\circ}C$, Non-repetitive, less than $2\mu s$	400	V
T _C	Module Case Operation Temperature	-20°C ≤ T _J ≤ 125°C, See Figure 2	-20 ~ 100	°C
T _{STG}	Storage Temperature	W A Parks UST	-40 ~ 125	°C
V _{ISO}	Isolation Voltage	60Hz, Sinusoidal, AC 1 minute, Connection Pins to ceramic substrate	2500	V _{rms}

Thermal Resistance

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
R _{th(j-c)Q}	Junction to Case Thermal	Inverter IGBT part (per 1/6 module)	-	-	2.02	°C/W
R _{th(j-c)F}	Resistance	Inverter FWD part (per 1/6 module)	-	-	3.15	°C/W

Note:

2. For the measurement point of case temperature(T $_{\mbox{\scriptsize C}}$), please refer to Figure 2.

^{1.} The maximum junction temperature rating of the power chips integrated within the SPM is 150 °C(@ $T_C \le 100$ °C). However, to insure safe operation of the SPM, the average junction temperature should be limited to $T_{J(ave)} \le 125$ °C (@ $T_C \le 100$ °C)

$\textbf{Electrical Characteristics} \ \, (T_J = 25^{\circ}\text{C}, \, \text{Unless Otherwise Specified})$

Inverter Part

Sy	mbol	Parameter	Condi	itions	Min.	Тур.	Max.	Units
Vo	CE(SAT)	Collector-Emitter $V_{CC} = V_{BS} = 15V$ $I_{C} = 15A, T_{J} = 25^{\circ}C$ Saturation Voltage $V_{IN} = 5V$		-	-	2.3	V	
	V _F	FWD Forward Voltage	V _{IN} = 0V	I _C = 15A, T _J = 25°C	-	-	2.1	V
HS	t _{ON}	Switching Times	V _{PN} = 300V, V _{CC} = V _{BS} = 15V		-	0.4	-	μs
	t _{C(ON)}		I_C = 15A V_{IN} = 0V \leftrightarrow 5V, Inductive L (Note 3)	ve I oad	-	0.28	-	μs
	t _{OFF}			ve Load	-	0.67	-	μs
	t _{C(OFF)}				-	0.35	-	μs
	t _{rr}				-	0.10	4	μs
LS	t _{ON}			$V_{PN} = 300V, V_{CC} = V_{BS} = 15V$		0.55	-	μs
	t _{C(ON)}		$I_C = 15A$ $V_{IN} = 0V \leftrightarrow 5V$, Inducti	ve I nad	-	0.24	-	μs
	t _{OFF}		(Note 3)	ve Load	-	0.73	-	μs
	t _{C(OFF)}				- //	0.34	-	μs
	t _{rr}		7.		4-10	0.10	-	μs
	I _{CES}	Collector-Emitter Leakage Current	V _{CE} = V _{CES}	1	-	7	250	μА

Note:

3. t_{ON} and t_{OFF} include the propagation delay time of the internal drive IC. $t_{\text{C(ON)}}$ and $t_{\text{C(OFF)}}$ are the switching time of IGBT itself under the given gate driving condition internally. For the detailed information, please see Figure 4.




Figure 4. Switching Time Definition

Electrical Characteristics (T_J = 25°C, Unless Otherwise Specified)

Control Part

Symbol	Parameter	Co	nditions	Min.	Тур.	Max.	Units
I _{QCCL}	Quiescent V _{CC} Supply Current	V _{CC} = 15V IN _(UL, VL, WL) = 0V	V _{CC(L)} - COM	-	-	23	mA
I _{QCCH}		V _{CC} = 15V IN _(UH, VH, WH) = 0V	V _{CC(UH)} , V _{CC(VH)} , V _{CC(WH)} - COM	-	-	100	μА
I _{QBS}	Quiescent V _{BS} Supply Current	V _{BS} = 15V IN _(UH, VH, WH) = 0V	$ \begin{vmatrix} V_{B(U)} - V_{S(U)}, V_{B(V)} - V_{S(V)}, \\ V_{B(W)} - V_{S(W)} \end{vmatrix} $	ı	-	500	μА
V_{FOH}	Fault Output Voltage	V_{SC} = 0V, V_{FO} Circuit: 4.7k Ω to 5V Pull-up		4.5	-	-	V
V_{FOL}		V _{SC} = 1V, V _{FO} Circu	it: 4.7kΩ to 5V Pull-up	-	-	0.8	V
V _{SC(ref)}	Short Circuit Trip Level	V _{CC} = 15V (Note 4)		0.45	0.5	0.55	V
UV _{CCD}	Supply Circuit Under-	Detection Level		10.7	11.9	13.0	V
UV _{CCR}	Voltage Protection	Reset Level		11.2	12.4	13.2	V
UV _{BSD}		Detection Level		10.1	11.3	12.5	V
UV _{BSR}		Reset Level		10.5	11.7	12.9	V
t _{FOD}	Fault-out Pulse Width	C _{FOD} = 33nF (Note :	5)	1.0	1.8	-	ms
V _{IN(ON)}	ON Threshold Voltage	Applied between IN	(UH), IN _(VH) , IN _(WH) , IN _(UL) ,	3.0	7 -	_	V
V _{IN(OFF)}	OFF Threshold Voltage	$\prod IN_{(VL)}$, $IN_{(WL)}$ - COM		- 4		0.8	V

Note:

Recommended Operating Conditions

Symbol	Parameter	Conditions	Value			Units
Symbol	Faiailletei	Conditions		Тур.	Max.	Onits
V _{PN}	Supply Voltage	Applied between P - N _U , N _V , N _W	_	300	400	V
V _{CC}	Control Supply Voltage	Applied between $V_{CC(UH)}$, $V_{CC(VH)}$, $V_{CC(WH)}$, $V_{CC(WH)}$,	13.5	15	16.5	٧
V _{BS}	High-side Bias Voltage	Applied between $V_{B(U)}$ - $V_{S(U)}$, $V_{B(V)}$ - $V_{S(V)}$, $V_{B(W)}$ - $V_{S(W)}$	13.0	15	18.5	V
DV _{CC} /Dt, DV _{BS} /Dt	Control supply variation	BEUTE APELES	-1	, ,	_10	V/µs
t _{dead}	Blanking Time for Preventing Arm-short	For Each Input Signal	2.0	ı	-	μs
f_{PWM}	PWM Input Signal	$-20^{\circ}C \leq T_{C} \leq 100^{\circ}C, \ -20^{\circ}C \leq T_{J} \leq 125^{\circ}C$	ı	-	20	kHz
V _{SEN}	Voltage for Current Sensing	Applied between N_U , N_V , N_W - COM (Including surge voltage)	-4		4	٧

^{4.} Short-circuit current protection is functioning only at the low-sides.

^{5.} The fault-out pulse width t_{FOD} depends on the capacitance value of C_{FOD} according to the following approximate equation : C_{FOD} = 18.3 x 10⁻⁶ x $t_{FOD}[F]$

Mechanical Characteristics and Ratings

Parameter	C		Units			
Farameter		Min.	Тур.	Max.	Ullits	
Mounting Torque	Mounting Screw: - M3	Recommended 0.62N•m	0.51	0.62	0.72	N•m
Device Flatness		Note Figure 5	0	-	+120	μm
Weight			-	15.00	-	g





Figure 5. Flatness Measurement Position


Electrónica S.A. de C.V.

Time Charts of SPMs Protective Function




- a1 : Control supply voltage rises: After the voltage rises UV_{CCR}, the circuits start to operate when next input is applied.
- a2: Normal operation: IGBT ON and carrying current.
- a3 : Under voltage detection (UV_{CCD}).
- a4: IGBT OFF in spite of control input condition.
- a5: Fault output operation starts.
- a6 : Under voltage reset (UV_{CCR}).
- a7: Normal operation: IGBT ON and carrying current.

Fig. 6. Under-Voltage Protection (Low-side)




- b1 : Control supply voltage rises: After the voltage reaches UV_{BSR}, the circuits start to operate when next input is applied.
- b2: Normal operation: IGBT ON and carrying current.
- b3: Under voltage detection (UV_{BSD}).
- b4: IGBT OFF in spite of control input condition, but there is no fault output signal.
- b5 : Under voltage reset (UV_{BSR})
- b6: Normal operation: IGBT ON and carrying current

Fig. 7. Under-Voltage Protection (High-side)



- c3 : Hard IGBT gate interrupt.
- c4: IGBT turns OFF.
- c5 : Fault output timer operation starts: The pulse width of the fault output signal is set by the external capacitor CFO.
- c6: Input "L": IGBT OFF state.
- ${\it c7: Input "H": IGBT ON state, but during the active period of fault output the IGBT doesn't turn ON.}\\$
- c8: IGBT OFF state


Fig. 8. Short-Circuit Current Protection (Low-side Operation only)



Note:

- 1. RC coupling at each input (parts shown dotted) might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The SPM input signal section integrates 3.3kΩ(typ.) pull-down resistor. Therefore, when using an external filtering resistor, please pay attention to the signal voltage drop at input terminal.
- 2. The logic input is compatible with standard CMOS or LSTTL outputs.


Fig. 9. Recommended CPU I/O Interface Circuit



Note:

- 1. It would be recommended that the bootstrap diode, D_{BS}, has soft and fast recovery characteristics.
- 2. The bootstrap resistor (R_{BS}) should be 3 times greater than R_{E(H)}. The recommended value of R_{E(H)} is 5.6Ω, but it can be increased up to 20Ω (maximum) for a slower dv/dt of high-side.
- 3. The ceramic capacitor placed between V_{CC} -COM should be over $1\mu F$ and mounted as close to the pins of the SPM as possible.

Fig. 10. Recommended Bootstrap Operation Circuit and Parameters



Note:

- 1. To avoid malfunction, the wiring of each input should be as short as possible. (less than 2-3cm)
- 2. By virtue of integrating an application specific type HVIC inside the SPM, direct coupling to CPU terminals without any opto-coupler or transformer isolation is possible.
- $3.V_{FO}$ output is open collector type. This signal line should be pulled up to the positive side of the 5V power supply with approximately $4.7k\Omega$ resistance. Please refer to Figure. 9.
- 4. C_{SP15} of around 7 times larger than bootstrap capacitor C_{BS} is recommended.
- 5. V_{FO} output pulse width should be determined by connecting an external capacitor(C_{FOD}) between C_{FOD}(pin7) and COM(pin2). (Example : if C_{FOD} = 33 nF, then t_{FO} = 1.8ms (typ.)) Please refer to the note 5 for calculation method.
- 6. Input signal is High-Active type. There is a 3.3kΩ resistor inside the IC to pull down each input signal line to GND. When employing RC coupling circuits, set up such RC couple that input signal agree with turn-off/turn-on threshold voltage.
- 7. To prevent errors of the protection function, the wiring around R_F and C_{SC} should be as short as possible.
- 8. In the short-circuit protection circuit, please select the $R_F C_{SC}$ time constant in the range 1.5~2 $\mu s.$
- 9. Each capacitor should be mounted as close to the pins of the SPM as possible.
- 10. To prevent surge destruction, the wiring between the smoothing capacitor and the P&GND pins should be as short as possible. The use of a high frequency non-inductive capacitor of around 0.1~0.22 μF between the P&GND pins is recommended.
- 11. Relays are used at almost every systems of electrical equipments of home appliances. In these cases, there should be sufficient distance between the CPU and the relays.
- 12. $C_{\mbox{\footnotesize SPC15}}$ should be over 1uF and mounted as close to the pins of the SPM as possible.

Fig. 11. Typical Application Circuit

