May 2010

FSFR-US Series — Fairchild Power Switch (FPS™) for Half-Bridge Resonant Converters

Features

FAIRCHILD

SEMICONDUCTOR

- Variable Frequency Control with 50% Duty Cycle for Half-Bridge Resonant Converter Topology
- High Efficiency through Zero Voltage Switching (ZVS)
- Internal UniFET™s with Fast-Recovery Type Body Diode
- Fixed Dead Time (350ns) Optimized for MOSFETs
- Up to 300kHz Operating Frequency
- Auto-Restart Operation for All Protections with An External LV_{CC}
- Protection Functions: Over-Voltage Protection (OVP), Over-Current Protection (OCP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdown (TSD)

Electrónica

Applications

- PDP and LCD TVs
- Desktop PCs and Servers
- Adapters
- Telecom Power Supplies

Description

The FSFR-US series are a highly integrated power switches designed for high-efficiency half-bridge resonant converters. Offering everything necessary to build a reliable and robust resonant converter, the FSFR-US series simplifies designs and improves productivity, while improving performance. The FSFR-US series combines power MOSFETs with fast-recovery type body diodes, a high-side gate-drive circuit, an accurate current controlled oscillator, frequency limit circuit, soft-start, and built-in protection functions. The high-side gate-drive circuit has a common-mode noise cancellation capability, which guarantees stable operation with excellent noise immunity. The fast-recovery body diode of the MOSFETs improves reliability against abnormal operation conditions, while minimizing the effect of the reverse recovery. Using the zero-voltage-switching (ZVS) technique dramatically reduces the switching losses and efficiency is significantly improved. The ZVS also reduces the switching noise noticeably, which allows a small-sized Electromagnetic Interference (EMI) filter.

The FSFR-US series can be applied to various resonant converter topologies such as series resonant, parallel resonant, and LLC resonant converters.

Related Resources

AN4151 — Half-bridge LLC Resonant Converter Design using FSFR-Series Fairchild Power Switch (FPSTM)


Part Number	Package	Operating Junction Temperature	R _{ds(on_max)}	Maximum Output Power without Heatsink (V _{IN} =350∼400V) ^(1,2)	Maximum Output Power with Heatsink (V _{IN} =350~400V) ^(1,2)
FSFR2100US			0.51Ω	180W	400W
FSFR1800US	9-SIP	9-SIP -40 to +130°C	0.95Ω	120W	260W
FSFR1700US			1.25Ω	100W	200W
FSFR2100USL		-40 10 + 130 C	0.51Ω	180W	400W
FSFR1800USL	9-SIP L-Forming	0.95Ω	120W	260W	
FSFR1700USL	_ · · ·		1.25Ω	100W	200W

Ordering Information


Notes:

1. The junction temperature can limit the maximum output power.

2. Maximum practical continuous power in an open-frame design at 50°C ambient.



2



Pin Definitions

Pin #	Name	Description
1/	VDL	This is the drain of the high-side MOSFET, typically connected to the input DC link voltage.
2	AR	This pin is for discharging the external soft-start capacitor when any protections are triggered. When the voltage of this pin drops to 0.2, all protections are reset and the controller starts to operate again.
3	R _T	This pin programs the switching frequency. Typically, an opto-coupler is connected to control the switching frequency for the output voltage regulation.
4	CS	This pin senses the current flowing through the low-side MOSFET. Typically, negative voltage is applied on this pin.
5	SG	This pin is the control ground.
6	PG	This pin is the power ground. This pin is connected to the source of the low-side MOSFET.
7	LV _{CC}	This pin is the supply voltage of the control IC.
8	NC	No connection.
9	HV _{cc}	This is the supply voltage of the high-side gate-drive circuit IC.
10	V _{CTR}	This is the drain of the low-side MOSFET. Typically, a transformer is connected to this pin.

© 2009 Fairchild Semiconductor Corporation FSFR-US Series • Rev.1.0.2

www.fairchildsemi.com

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_A=25$ °C unless otherwise specified.

Symbol	Parameter		Min.	Max.	Unit
V _{DS}	Maximum Drain-to-Source Voltage $(V_{DL}-V_{CTR} \text{ and } V_{CTR}-PG)$	500		V	
LV _{CC}	Low-Side Supply Voltage	-0.3	25.0	V	
HV_{CC} to V_{CTR}	High-Side V _{CC} Pin to Low-Side Drain	-0.3	25.0	V	
HV _{CC}	High-Side Floating Supply Voltage		-0.3	525.0	V
V _{AR}	Auto-Restart Pin Input Voltage	-0.3	LV _{cc}	V	
V _{CS}	Current Sense (CS) Pin Input Voltage	-5.0	1.0	V	
V _{RT}	R _T Pin Input Voltage	-0.3	5.0	V	
dV _{CTR} /dt	Allowable Low-Side MOSFET Drain V		50	V/ns	
		FSFR2100US/L		12.0	
PD	Total Power Dissipation ⁽³⁾	FSFR1800US/L	1	11.7	W
		FSFR1700US/L		11.6	
Ŧ	Maximum Junction Temperature ⁽⁴⁾		+150		
TJ	Recommended Operating Junction Te	-40	+130	°C	
T _{STG}	Storage Temperature Range		-55	+150	°C

Notes:

3. Per MOSFET when both MOSFETs are conducting.

4. The maximum value of the recommended operating junction temperature is limited by thermal shutdown.

Electrónica S.A. de C.V.

Symbol	Parameter			Min.	Max.	Unit
IOSFET Sec	tion				•	•
V_{DGR}	Drain Gate Voltage (R _{GS} =1	ΜΩ)		500		V
V_{GS}	Gate Source (GND) Voltag	e			±30	V
I _{DM}				32		
	Drain Current Pulsed ⁽⁵⁾	FSFR1800US/L			23	A
		FSFR1700US/L	700US/L 20		20	
	Continuous Drain Current	FSFR2100US/L	T _C =25°C		10.5	A
			T _C =100°C		6.5	
		FSFR1800US/L	T _C =25°C		7.0	
ID			T _C =100°C		4.5	
			T _C =25°C		6.0	
	FSFR1700US/L		T _C =100°C		3.9	
Package Sec	tion		•			
Torque	Recommended Screw Toro	que		5,	~7	kgf∙cm

5. Pulse width is limited by maximum junction temperature.

Thermal Impedance

 $T_A=25^{\circ}C$ unless otherwise specified.

Symbol	Parameter			Value	Unit
			FSFR2100US/L	10.44	
θις	Junction-to-Case Center Thermal Impedance (Both MOSFETs Conducting)	100 1	FSFR1800US/L	10.68	°C/W
HIC		$\mathbb{N}_{\mathcal{A}}$	FSFR1700US/L	10.79	

		6	T					
Symbol	Parameter		Test Conditions	Specification Min. Typ.			Unit	
MOSFET Se	oction			wiin.	Тур.	Max.		
WOSFET Se		I _D =200µA, T _A =25°C	500					
BV _{DSS}	Drain-to-Source Breat	kdown Voltage	•	500	540		V	
			$I_D=200\mu A, T_A=125^{\circ}C$			0 = 1		
_		FSFR2100US/L			0.41	0.51	-	
R _{DS(ON)}	On-State Resistance	FSFR1800US/L			0.77	0.95	Ω	
		FSFR1700US/L			1.00	1.25		
	Body Diode Reverse Recovery Time ⁽⁶⁾	FSFR2100US/L	V _{GS} =0V, I _{Diode} =12.0A, dI _{Diode} /dt=100A/µs		120			
		FSFR1800US/L	V _{GS} =0V, I _{Diode} =7.0A, dI _{Diode} /dt=100A/µs		160		ns	
		FSFR1700US/L	V _{GS} =0V, I _{Diode} =6.0A, dI _{Diode} /dt=100A/µs		160			
Supply Sec	tion			1				
I _{LK}	Offset Supply Leakag	e Current	H-V _{CC} =V _{CTR} =500V	1	11	50	μA	
I _Q HV _{CC}	Quiescent HVcc Supply Current		(HV _{CC} UV+) - 0.1V		50	120	μA	
I _Q LV _{CC}	Quiescent LVcc Supply Current		(LV _{cc} UV+) - 0.1V		100	200	μA	
LUV	Operating HVcc Supp	ly Current	f _{osc} =100KHz		6	9	mA	
I ₀ HV _{cc}	(RMS Value)		No Switching		100	200	μA	
	Operating LVcc Suppl	y Current	f _{osc} =100KHz		7	11	mA	
I _o LV _{cc}	(RMS Value)	-	No Switching		2	4	mA	
UVLO Secti	on							
LVccUV+	LV _{cc} Supply Under-V	LV _{cc} Supply Under-Voltage Positive Going Threshold (LV _{cc} Start)			12.5	13.8	V	
LV _{cc} UV-	LV _{cc} Supply Under-V	LV _{cc} Supply Under-Voltage Negative Going Threshold (LV _{cc} Stop)			10.0	,11.1	v	
LVccUVH	LV _{cc} Supply Under-V	oltage Hysteresis			2.50		V	
HV _{cc} UV+	HV _{cc} Supply Under-V	oltage Positive G	oing Threshold (HV _{cc} Start)	8.2	9.2	10.2	V	
HV _{cc} UV-		-	Going Threshold (HVcc Stop)	7.8	8.7	9.6	V	
HV _{cc} UVH	HV _{cc} Supply Under-V		• • • • •		0.5		V	


FSFR-US Series • Rev.1.0.2

FSFR-US Series — Fairchild Power Switch (FPS[™]) for Half-Bridge Resonant Converter

	D	Takon Internet	Specifications			Unit
Symbol	Parameter	Test Conditions	Min	Тур	Max	
Oscillato	r & Feedback Section					
V_{RT}	V-I Converter Threshold Voltage		1.5	2.0	2.5	V
f _{OSC}	Output Oscillation Frequency	R _τ =5.2KΩ	94	100	106	KHz
DC	Output Duty Cycle		48	50	52	%
f _{SS}	Internal Soft-Start Initial Frequency	$f_{SS}=f_{OSC}+40$ kHz, R _T =5.2K Ω		140		KHz
tss	Internal Soft-Start Time		2	3	4	ms
Protectio	on Section			6		
V_{CssH}	Beginning Voltage to Discharge Css		0.9	1.0	1.1	V
V_{CssL}	Beginning Voltage to Charge C_{SS} and Restart		0.16	0.20	0.24	V
V _{OVP}	LV _{CC} Over-Voltage Protection	L-V _{CC} > 21V	21	23	25	V
VAOCP	AOCP Threshold Voltage	ΔV/Δt=-0.1V/μs	-1.0	-0.9	-0.8	V
t _{BAO}	AOCP Blanking Time ⁽⁶⁾	V _{CS} < V _{AOCP} ; ΔV/Δt=-0.1V/μs		50		ns
V _{OCP}	OCP Threshold Voltage	V/∆t=-1V/µs	-0.64	-0.58	-0.52	V
t _{во}	OCP Blanking Time ⁽⁶⁾	V _{CS} < V _{OCP} ; ΔV/Δt=-1V/μs	1.0	1.5	2.0	μs
t _{DA}	Delay Time (Low Side) Detecting from V_{AOCP} to Switch Off ⁽⁶⁾	∆V/∆t=-1V/µs		250	400	ns
T _{SD}	Thermal Shutdown Temperature ⁽⁶⁾		120	135	150	°C

6. This parameter, although guaranteed, is not tested in production.


7. These parameters, although guaranteed, are tested only in EDS (wafer test) process.



FSFR-US Series — Fairchild Power Switch (FPS[™]) for Half-Bridge Resonant Converter

FSFR-US Series • Rev.1.0.2

www.agelectronica.com




FSFR-US Series — Fairchild Power Switch (FPS™) for Half-Bridge Resonant Converter

FSFR-US Series • Rev.1.0.2

Functional Description

1. Basic Operation: FSFR-US series is designed to drive high-side and low-side MOSFETs complementarily with 50% duty cycle. A fixed dead time of 350ns is introduced between consecutive transitions, as shown in Figure 15.



2. Internal Oscillator: FSFR-US series employs a current-controlled oscillator, as shown in Figure 16. Internally, the voltage of R_T pin is regulated at 2V and the charging / discharging current for the oscillator capacitor, C_T , is obtained by copying the current flowing out of the R_T pin (I_{CTC}) using a current mirror. Therefore, the switching frequency increases as I_{CTC} increases.




Figure 16. Current Controlled Oscillator

3. Frequency Setting: Figure 17 shows the typical voltage gain curve of a resonant converter, where the gain is inversely proportional to the switching frequency in the ZVS region. The output voltage can be regulated by modulating the switching frequency. Figure 18 shows the typical circuit configuration for the R_T pin, where the opto-coupler transistor is connected to the R_T pin to modulate the switching frequency.

The minimum switching frequency is determined as:

$$f^{\min} = \frac{5.2k\Omega}{R_{\min}} \times 100(kHz) \tag{1}$$

Assuming the saturation voltage of opto-coupler transistor is 0.2V, the maximum switching frequency is determined as:

$$f^{\max} = \left(\frac{5.2k\Omega}{R_{\min}} + \frac{4.68k\Omega}{R_{\max}}\right) \times 100(kHz)$$
⁽²⁾





Figure 17. Resonant Converter Typical Gain Curve



To prevent excessive inrush current and overshoot of output voltage during startup, increase the voltage gain of the resonant converter progressively. Since the voltage gain of the resonant converter is inversely proportional to the switching frequency, the soft-start is implemented by sweeping down the switching frequency from an initial high frequency ($f^{/SS}$) until the output voltage is established. The soft-start circuit is made by connecting R-C series network on the R_T pin, as shown in Figure 18. FSFR-US series also has an internal soft-start for 3ms to reduce the current overshoot during the initial cycles, which adds 40kHz to the initial frequency of the external soft-start circuit, as shown in Figure 19. The initial frequency of the soft-start is given as:

$$f^{ISS} = (\frac{5.2k\Omega}{R_{\min}} + \frac{5.2k\Omega}{R_{SS}}) \times 100 + 40 \ (kHz) \tag{3}$$

FSFR-US Series • Rev.1.0.2

www.agelectronica.com

www.agelectronica.com

It is typical to set the initial frequency of soft-start two to three times the resonant frequency (f_O) of the resonant network.

The soft-start time is three to four times of the RC time constant. The RC time constant is as follows:




Figure 19. Frequency Sweeping of Soft-Start

4. Self Auto-Restart: The FSFR-US series can restart automatically even though any built-in protections are triggered with external supply voltage. As can be seen in Figure 20 and Figure 21, once any protections are triggered, M1 switch turns on and V-I converter is disabled. C_{SS} starts to be discharged until V_{Css} across C_{SS} drops to V_{CssL}. Then, all protections are reset, M1 turns off, and V-I converter resumes at the same time. The FSFR-US starts switching again with soft-start. If the protections occur while V_{Css} is under V_{CssL} and V_{Css} continues to increase until reaching V_{CssH}, then C_{SS} is discharged by M1.




Figure 20. Internal Block of AR Pin

After protections trigger, FSFR-US is disabled during the stop-time, t_{stop} , where V_{Css} decreases and reaches to V_{CssL} . The stop-time of FSFR-US can be estimated as:

$$t_{\text{STOP}} = C_{\text{SS}} \bullet \{ (R_{\text{SS}} = R_{\text{MIN}}) || \, 5k\Omega \}$$

For the soft-start time, $t_{\text{s/s}}$ it can be set as Equation (4).




Figure 21. Self Auto-Restart Operation

5. Protection Circuits: The FSFR-US series has several self-protective functions, such as Over-Current Protection (OCP), Abnormal Over-Current Protection (AOCP), Over-Voltage Protection (OVP), and Thermal Shutdown (TSD). These protections are auto-restart mode protections as shown in Figure 22.

Once a fault condition is detected, switching is terminated and the MOSFETs remain off. When LV_{CC} falls to the LV_{CC} stop voltage of 10V or AR signal is HIGH, the protection is reset. The FSFR-US resumes normal operation when LV_{CC} reaches the start voltage of 12.5V.




Figure 22. Protection Blocks

5.1 Over-Current Protection (OCP): When the sensing pin voltage drops below -0.58V, OCP is triggered and the MOSFETs remain off. This protection has a shutdown time delay of 1.5µs to prevent premature shutdown during startup.

5.2 Abnormal Over-Current Protection (AOCP): If the secondary rectifier diodes are shorted, large current with extremely high di/dt can flow through the MOSFET before OCP is triggered. AOCP is triggered without shutdown delay when the sensing pin voltage drops below -0.9V.

(5)

5.3 Over-Voltage Protection (OVP): When the LV_{CC} reaches 23V, OVP is triggered. This protection is used when auxiliary winding of the transformer to supply V_{CC} to FPS is utilized.

5.4 Thermal Shutdown (TSD): The MOSFETs and the control IC in one package makes it easy for the control IC to detect the abnormal over-temperature of the MOSFETs. If the temperature exceeds approximately 130°C, the thermal shutdown triggers.

6. Current Sensing Using Resistor: FSFR-US series senses drain current as a negative voltage, as shown in Figure 23 and Figure 24. Half-wave sensing allows low power dissipation in the sensing resistor, while full-wave sensing has less switching noise in the sensing signal.




Figure 23. Half-Wave Sensing

V_{CS}

Cr

Figure 24, Full-Wave Sensing

Contro IC

SG

7. PCB Layout Guidelines: Duty unbalance problems may occur due to the radiated noise from main transformer, the inequality of the secondary side leakage inductances of main transformer, and so on. Among them, it is one of the dominant reasons that the control components in the vicinity of R_T pin are enclosed by the primary current flows pattern on PCB layout. The direction of the magnetic field on the components caused by the primary current flow is changed when the high-and low-side MOSFET turn on by turns. The magnetic fields with opposite directions induce a current through, into, or out of the RT pin, which makes the turn-on duration of each MOSFET different. It is strongly recommended to separate the control components in the vicinity of R_T pin from the primary current flow pattern on PCB layout. Figure 25 shows an example for the duty-balanced case.




Figure 25. Example for Duty Balancing

S.A. de C.V.


www.agelectronica.com

7/17

V_{cs}



FSFR-US Series • Rev.1.0.2



www.agelectronica.com