

HD74LS164

8-Bit Parallel-Out Serial-in Shift Register

REJ03D0448-0200 Rev.2.00 Feb.18.2005

This 8-bit shift register features gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will them determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered. Clocking occurs on the low-to-high-level transition of the clock input.


Features

· Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)	
HD74LS164P	DILP-14 pin	PRDP0014AB-B	Р		
11074231046	DIEI - I + PIII	(DP-14AV)	'		
HD74LS164FPEL	SOP-14 pin (JEITA)	PRSP0014DF-B	FP	EL (2,000 pcs/reel)	
11074201041 FEE	SOF-14 pill (SETTA)	(FP-14DAV)		LL (2,000 pcs/reel)	
HD74LS164RPEL	SOP-14 pin (JEDEC)	PRSP0014DE-A	RP	EL /2 500 pcc/rool)	
ND/4LS 104RPEL	30F-14 pill (JEDEC)	(FP-14DNV)	INF	EL (2,500 pcs/reel)	

Note: Please consult the sales office for the above package availability.

Pin Arrangement




Function Table

	Inp	outs	Outputs			
Clear	Clock	Α	В	Q _A	Q _B	Q H
L	X	X	X	L	L	L
Н	L	Х	Х	Q _{A0}	Q _{B0}	Q _{H0}
Н	↑	Н	Н	Н	Q _{An}	Q _{Gn}
Н	↑	L	Х	L	Q _{An}	Q _{Gn}
Н	↑	Х	L	L	Q _{An}	Q _{Gn}

Notes: 1. H; high level, L; low level, X; irrelevant

- 2. \(\gamma\); transition from low to high level
- 3. Q_{A0}, Q_{B0}, Q_{H0}; the level of Q_A, Q_B, or Q_H, respectively, before the indicated steady-state input conditions were established.
- 4. Q_{An}, Q_{Gn}; the level of Q_A or Q_G before the most-recent ↑ transition of the clock; indicates a one-bit shift.

Block Diagram



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage	Vcc	7	V
Input voltage	V _{IN}	7	V
Power dissipation	P _T	400	mW
Storage temperature	Tstg	-65 to +150	°C

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

Recommended Operating Conditions

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.75	5.00	5.25	V
Output current	I _{OH}	_	_	-400	«A
Output current	loL	_	_	8	mA
Operating temperature	T _{opr}	-20	25	75	°C
Clock frequency	$f_{ m clock}$	0	_	25	MHz
Clock pulse width	t _{w (CK)}	20	_	_	ns
Clear pulse width	t _{w (CLR)}	20	_	_	ns
Data setup time	t _{su}	15	_	_	ns
Data hold time	t _h	5	_	_	ns

Electrical Characteristics

 $(Ta = -20 \text{ to } +75 \text{ }^{\circ}\text{C})$

Item	Symbol	min.	typ.*	max.	Unit	Condition
Input voltage	V _{IH}	2.0	_	_	V	
Input voltage	V _{IL}	_	_	0.8	V	
	V _{OH}	2.7	_	_	V	V _{CC} = 4.75 V, V _{IH} = 2 V, V _{IL} = 0.8 V,
Output voltage	V OH	2.1				I _{OH} = −400 ∝A
Output voltage	V _{OL}	_	— 0.4		V	$I_{OL} = 4 \text{ mA}$ $V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V},$
			_	0.5	ľ	I _{OL} = 8 mA V _{IL} = 0.8 V
	I _{IH}	_	_	20	∞A	V _{CC} = 5.25 V, V _I = 2.7 V
Input current	I _{IL}	_	_	-0.4	mA	V _{CC} = 5.25 V, V _I = 0.4 V
	II	_	_	0.1	mA	V _{CC} = 5.25 V, V _I = 7 V
Short-circuit output	los	-20		-100	mA	V _{CC} = 5.25 V
current	108	-20		-100	IIIA	VCC = 3.23 V
Supply current**	Icc	_	16	27	mA	V _{CC} = 5.25 V
Input clamp voltage	VIK	_	_	-1.5	V	V _{CC} = 4.75 V, I _{IN} = -18 mA

Notes: * V_{CC} = 5 V, Ta = 25°C


Switching Characteristics

 $(V_{CC} = 5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C})$

Item	Symbol	Inputs	Outputs	min.	typ.	max.	Unit	Condition
Maximum clock frequency	$f_{\sf max}$			25	36	_	MHz	
	t _{PHL}	Clear	Q	_	24	36	ns	$C_L = 15 \text{ pF},$
Propagation delay time	t _{PLH}	Clock	Q	_	17	27	ns	$R_L = 2 k\Omega$
	t _{PHL}	Clock	Q	_	21	32	ns	


 $^{^{**}}$ I_{CC} is measured with outputs open, serial inputs grounded, the clock input at 2.4 V, and a momentary grounded, then 4.5 V applied to clear.

Typical Clear, Shift, and Clear Sequences



Testing Method


Test Circuit



Testing Table

	From		Inp	uts		Outputs							
Item	input to output	CLR	СК	Α	В	QA	QB	Q _C	Q D	QE	QF	\mathbf{Q}_{G}	Q _H
$f_{\sf max}$		4.5V	IN	IN	4.5V	OUT	OUT	OUT	OUT	OUT	OUT	OUT	OUT
t _{PLH}	Clear→Q	IN	IN	IN	4.5V	OUT	OUT	OUT	OUT	OUT	OUT	OUT	OUT
t _{PHL}	CK→Q	4.5V	IN	IN	4.5V	OUT	OUT	OUT	OUT	OUT	OUT	OUT	OUT


Waveform





Notes:

- 1. Input pulse; $t_{TLH} \le 15$ ns, $t_{THL} \le 6$ ns, PRR = 1 MHz, (Clock, Clear), PRR = 500 kHz (A or B)
- 2. Q_A output is illustrated. Relationship of serial input A and B data to other Q outputs is illustrated in the timing chart.

Package Dimensions







Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Renesas Technology Corp. semiconductor home page (http://www.renesas.com).

- home page (http://www.renesas.com).

 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



Refer to "http://www.renesas.com/en/network" for the latest and detailed information

RENESAS SALES OFFICES

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com