www.agelectronica.com



ICM7211A

August 2001

4-Digit, LCD Display Driver

Features

- Four Digit Non-Multiplexed 7 Segment LCD Display Outputs with Backplane Driver
- Complete Onboard RC Oscillator to Generate Backplane Frequency
- Backplane Input/Output Allows Simple Synchronization of Slave-Devices to a Master
- ICM7211A Devices Provide Separate Digit Select Inputs to Accept Multiplexed BCD Input (Pinout and Functionally Compatible with Siliconix DF411)
- ICM7211AM Devices Provide Data and Digit Address Latches Controlled by Chip Select Inputs to Provide a Direct High Speed Processor Interface
- Decodes Binary to Code B (0-9, Dash, E, H, L, P, Blank)
- Available in Surface Mount Package

Description

The ICM7211A (LCD) device constitutes a family of non-multiplexed four-digit seven-segment CMOS display decoder-drivers.


The ICM7211A devices are configured to drive conventional LCD displays by providing a complete RC oscillator, divider chain, backplane driver, and 28 segment outputs.


This device is available with multiplexed or microprocessor input configurations. The multiplexed versions provide four data inputs and four Digit Select inputs. This configuration is suitable for interfacing with multiplexed BCD or binary output devices, such as the ICL7135. The microprocessor versions provide data input latches and Digit Address latches under control of high-speed Chip Select inputs. These devices simplify the task of implementing a cost-effective alphanumeric seven-segment display for microprocessor systems, without requiring extensive ROM or CPU time for decoding and display updating.

The ICM7211A provides the "Code B" output code, i.e., 0-9, dash, E, H, L, P, blank, but will correctly decode true BCD to seven-segment decimal outputs.

Ordering Information

PART NUMBER	DISPLAY TYPE	DISPLAY DECODING	INPUT INTERFACING	DISPLAY DRIVE TYPE	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
ICM7211AIPL	LCD	Code B	Multiplexed	Direct Drive	-40× to 85×	40 Ld PDIP	E40.6
ICM7211AMIPL	LCD	Code B	Microprocessor	Direct Drive	-40× to 85×	40 Ld PDIP	E40.6
ICM7211AMIM44	LCD	Code B	Microprocessor	Direct Drive	-40× to 85×	44 Ld MQFP	Q44.10x10





Absolute Maximum Ratings

Operating Conditions

Thermal Information

Thermal Resistance (Typical, Note 2)	θ_{JA} (oC/W)
PDIP Package	60
MQFP Package	80
Maximum Junction Temperature	150 ^o C
Maximum Storage Temperature Range65x	< ^o C to 150 ^o C
Maximum Lead Temperature (Soldering, 10s)	300°C
(MOFP - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- Due to the SCR structure inherent in the CMOS process, connecting any terminal to voltages greater than V_{DD} or less than V_{SS} may cause destructive device latchup. For this reason, it is recommended that no inputs from external sources not operating on the same power supply be applied to the device before its supply is established, and that in multiple supply systems, the supply to the ICM7211A be turned on first.
- 2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
CHARACTERISTICS (LCD) $V_{DD} = 5V \pm 10\%$, $T_A = 25^{\circ}C$,	V _{SS} = 0V Unless Otherwise Specified				•
Operating Supply Voltage Range (V _{DD} - V _{SS}), V _{SUPPLY}		3	5	6	V
Operating Current, I _{DD}	Test circuit, Display blank	7-	10	50	μΑ
Oscillator Input Current, I _{OSCI}	Pin 36	- /	±2	±10	μΑ
Segment Rise/Fall Time, t _r , t _f	C _L = 200pF	-	0.5	-	μs
Backplane Rise/Fall Time, t _r , t _f	C _L = 5000pF	-	1.5	-	μs
Oscillator Frequency, fOSC	Pin 36 Floating	-	19	-	kHz
Backplane Frequency, f _{BP}	Pin 36 Floating	-	150	-	Hz
INPUT CHARACTERISTICS					
Logical "1" Input Voltage, VIH		4	-	-	V
Logical "0" Input Voltage, VIL		-	-	1	V
Input Leakage Current, I _{ILK}	Pins 27-34	-	±0.01	±1	μΑ
Input Capacitance, C _{IN}	Pins 27-34	-	5		pF
BP/Brightness Input Leakage, IBPLK	Measured at Pin 5 with Pin 36 at V _{SS}		±0.01	±1	μΑ
BP/Brightness Input Capacitance, CBPI	All Devices	7	200		pF
AC CHARACTERISTICS - MULTIPLEXED INPUT CONF	IGURATION /	11		. I	_
Digit Select Active Pulse Width, tWH	Refer to Timing Diagrams	1		7.	μs
Data Setup Time, t _{DS}		500	-	-	ns
Data Hold Time, t _{DH}		200	-	-	ns
Inter-Digit Select Time, t _{IDS}		2	-	-	μs
AC CHARACTERISTICS - MICROPROCESSOR INTERF	ACE				•
Chip Select Active Pulse Width, t _{WL}	Other Chip Select Either Held Active, or Both Driven Together	200	-	-	ns
Data Setup Time, t _{DS}		100	-	-	ns
Data Hold Time, t _{DH}		10	0	-	ns
Inter-Chip Select Time, t _{ICS}		2	-	-	μs

Input Definitions In this table, V_{DD} and V_{SS} are considered to be normal operating input logic levels. Actual input low and high levels are specified under Operating Characteristics. For lowest power consumption, input signals should swing over the full supply.

INPUT	DIP TERMINAL	CONDITIONS	FUNCTION	
В0	27	V _{DD} = Logical One V _{SS} = Logical Zero	Ones (Least Significant)	
B1	28	V _{DD} = Logical One V _{SS} = Logical Zero	Twos	Data Input Bita
B2	29	V _{DD} = Logical One V _{SS} = Logical Zero	Fours	Data Input Bits
B3	30	V _{DD} = Logical One V _{SS} = Logical Zero	Eights (Most Significant)	
OSC 36 Floating or with External Capacitor to VDD VSS		o .	Oscillator Input	
		Disables BP output devices, allowing segments to be synchronized to an external signal input at the BP terminal (Pin 5).		


Multiplexed-Binary Input Configuration

INPUT	TERMINAL	CONDITIONS	FUNCTION
D1	31	V _{DD} = Active	D1 Digit Select (Least Significant)
D2	32	V _{SS} = Inactive	D2 Digit Select
D3	33		D3 Digit Select
D4	34		D4 Digit Select (Most Significant)

Microprocessor Interface Input Configuration

INPUT	DESCRIPTION	DIP TERMINAL	CONDITIONS	FUNCTION
DA1	Digit Address Bit 1 (LSB)	31	V _{DD} = Logical One V _{SS} = Logical Zero	DA1 and DA2 serve as a 2-bit Digit Address Input DA2, DA1 = 00 selects D4
DA2	Digit Address Bit 2 (MSB)	32	V_{DD} = Logical One V_{SS} = Logical Zero	DA2, DA1 = 01 selects D3 DA2, DA1 = 10 selects D2 DA2, DA1 = 11 selects D1
CS1	Chip Select 1	33	V_{DD} = Inactive V_{SS} = Active	When both $\overline{\text{CS1}}$ and $\overline{\text{CS2}}$ are taken low, the data at the Data and Digit Select code inputs are written into the input latches.
CS2	Chip Select 2	34	V _{DD} = Inactive V _{SS} = Active	On the rising edge of either Chip Select, the data is decoded and written into the output latches.

Timing Diagrams



Typical Performance Curves




FIGURE 3. OPERATING SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE

Description Of Operation

LCD Devices

The ICM7211A provides outputs suitable for driving conventional four-digit, seven-segment LCD displays. These devices include 28 individual segment drivers, backplane driver, and a self-contained oscillator and divider chain to generate the backplane frequency.

The segment and backplane drivers each consist of a CMOS inverter, with the N-Channel and P-Channel devices ratioed to provide identical on resistances, and thus equal rise and fall times. This eliminates any DC component, which could arise from differing rise and fall times, and ensures maximum display life.

The backplane output devices can be disabled by connecting the OSCillator input (pin 36) to VSS. This allows the 28 segment outputs to be synchronized directly to a signal input at the BP terminal (pin 5). In this manner, several slave devices may be cascaded to the backplane output of one master device, or the backplane may be derived from an external source. This allows the use of displays with characters in multiples of four and a single backplane. A slave device represents a load of approximately 200pF (comparable to one additional segment). Thus the limitation of the number of devices that can be slaved to one master device backplane driver is the additional load represented by the larger backplane of displays of more than four digits. A good rule of thumb to observe in order to minimize power consumption is to keep the backplane rise and fall times less than about 5µs. The backplane output driver should handle the backplane to a display of 16 one-half inch characters. It is recommended, if more than four devices are to be slaved together, the backplane signal be derived externally and all the ICM7211A devices be slaved to it. This external signal should be capable of driving very large capacitive loads with short (1 - 2μs) rise and fall times. The maximum frequency for a backplane signal should be about 150Hz although this may be too fast for optimum display response at lower dis-




FIGURE 4. BACKPLANE FREQUENCY AS A FUNCTION OF SUPPLY VOLTAGE

play temperatures, depending on the display type.

The onboard oscillator is designed to free run at approximately 19kHz at microampere current levels. The oscillator frequency is divided by 128 to provide the backplane frequency, which will be approximately 150Hz with the oscillator free-running; the oscillator frequency may be reduced by connecting an external capacitor between the OSCillator terminal and $V_{\mbox{\scriptsize DD}}$.

The oscillator may also be overdriven if desired, although care must be taken to ensure that the backplane driver is not disabled during the negative portion of the overdriving signal (which could cause a DC component to the display). This can be done by driving the OSCillator input between the positive supply and a level out of the range where the backplane disable is sensed (about one fifth of the supply voltage above $V_{\mbox{\footnotesize{SS}}}$). Another technique for overdriving the oscillator (with a signal swinging the full supply) is to skew the duty cycle of the overdriving signal such that the negative portion has a duration shorter than about one microsecond. The backplane disable sensing circuit will not respond to signals of this duration.




FIGURE 5. DISPLAY WAVEFORMS

Input Configurations and Output Codes

The ICM7211A accepts a four-bit true binary (i.e., positive level = logical one) input at pins 27 thru 30, least significant bit at pin 27 ascending to the most significant bit at pin 30. It decodes the binary input into seven-segment alphanumeric "Code B" output, i.e., 0-9, dash, E, H, L, P, blank. These codes are shown explicitly in Table 1. It will correctly decode true BCD to a seven-segment decimal output.

TABLE 1. OUTPUT CODES

	BIN	ARY	00PE P	
В3	B2	B1	во	CODE B ICM7211A ICM7212AM
0	0	0	0	
0	0	0	1	1
0	0	1	0	7 7 4
0	0	1	1	7
0	1	0	0	4
0	1	0	1	5
0	1	1	0	5
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	0	0	NA 14
1	0	1	1	E
1	1	0	0	E H
1	1	0	1	L
1	1	1	0	P
1	1	1	1	BLANK

The ICM7211A is designed to accept multiplexed binary or BCD input. These devices provide four separate digit lines (least significant digit at pin 31 ascending to most significant digit at pin 34), each of which when taken to a positive level decodes and stores in the output latches of its respective digit the character corresponding to the data at the input port, pins 27 through 30.

The ICM7211AM is intended to accept data from a data bus

under processor control.


In these devices, the four data input bits and the two-bit digit address (DA1 pin 31, DA2 pin 32) are written into input buffer latches when both chip select inputs (CS1 pin 33, CS2 pin 34) are taken low. On the rising edge of either chip select input, the content of the data input latches is decoded and stored in the output latches of the digit selected by the contents of the digit address latches.

An address of 00 writes into D4, DA2 = 0, DA1 = 1 writes into D3, DA2 = 1, DA1 = 0 writes into D2, and 11 writes into D1. The timing relationships for inputting data are shown in Figure 2, and the chip select pulse widths and data setup and hold times are specified under Operating Characteristics.



FIGURE 6. SEGMENT ASSIGNMENT

ea S.A. de C.V.






FIGURE 9. 80C48 MICROPROCESSOR INTERFACE

All Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at website www.intersil.com/design/quality/iso.asp.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

Sales Office Headquarters

NORTH AMERICA Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7240 EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA Intersil Ltd. 8F-2, 96, Sec. 1, Chien-kuo North, Taipei, Taiwan 104 Republic of China TEL: 886-2-2515-8508 FAX: 886-2-2515-8369