

MEMS audio sensor omnidirectional digital microphone for industrial applications





HCLGA - 4LD (3 x 4 x 1 mm)

Features

- Single supply voltage
- Low power consumption
- AOP = 122.5 dBSPL
- · 64 dB signal-to-noise ratio
- · Omnidirectional sensitivity
- –26 dBFS ±3 dB sensitivity
- PDM output
- HCLGA package
 - Top-port design
 - SMD-compliant
 - EMI-shielded
 - ECOPACK, RoHS, and "Green" compliant

Applications

- · Anti-tampering devices
- · Vibration monitoring
- · Audio-activated functions
- · Predictive maintenance
- Noise cancelling
- Sound detection for alarm systems
- Human / machine voice interface
- Anti-theft systems

Product status link

IMP34DT05

Product summary			
Order code	IMP34DT05TR		
Temperature range [°C]	-40 to +85		
Packago	HCLGA 4LD		
Package	(3 x 4 x 1 mm)		
Packing	Tape and reel		

Product label



Description

The IMP34DT05 is an ultra-compact, low-power, omnidirectional, digital MEMS microphone built with a capacitive sensing element and an IC interface.

The sensing element, capable of detecting acoustic waves, is manufactured using a specialized silicon micromachining process dedicated to producing audio sensors.

The IC interface is manufactured using a CMOS process that allows designing a dedicated circuit able to provide a digital signal externally in PDM format.

The IMP34DT05 is a low-distortion digital microphone with a 64 dB signal-to-noise ratio and –26 dBFS ±3 dB sensitivity.

The IMP34DT05 is available in a top-port, SMD-compliant, EMI-shielded package and is guaranteed to operate over an extended temperature range from -40 $^{\circ}$ C to +85 $^{\circ}$ C.

1 Pin description

Figure 1. Pin connections




Table 1. Pin description

Pin #	Pin name	Function
1	Vdd	Power supply
2	LR	Left/Right channel selection
3	CLK	Synchronization input clock
4	DOUT	Left/Right PDM data output
5 (ground ring)	GND	Ground



2 Acoustic and electrical specifications

2.1 Acoustic and electrical characteristics

The values listed in the table below are specified for Vdd = 1.8 V, Clock = 2.4 MHz, T = $25 ^{\circ}\text{C}$, unless otherwise noted.

Table 2. Acoustic and electrical characteristics

Symbol	Parameter	Test condition	Min.	Typ. ⁽¹⁾	Max.	Unit
Vdd	Supply voltage		1.6	1.8	3.6	V
ldd	Current consumption in normal mode	Mean value		650		μA
IddPdn	Current consumption in power-down mode(2)				5	μA
Scc	Short-circuit current		1		10	mA
AOP	Acoustic overload point			122.5		dBSPL
So	Sensitivity		-29	-26	-23	dBFS
SNR	Signal-to-noise ratio	A-weighted @1 kHz, 94 dB SPL		64		dB(A)
PSR	Power supply rejection	100 mVpp sine 1 kHz			-90	dBFS
f _{CLK}	Input clock frequency ⁽³⁾		1.2	2.4	3.25	MHz
Ton	Turn-on time ⁽⁴⁾	Guaranteed by design			10	ms
Тор	Operating temperature range		-40		+85	°C
V _{IOL}	Low-level logic input/output voltage	I _{out} = 1 mA	-0.3		0.35xVdd	V
V _{IOH}	High-level logic input/output voltage	I _{out} = 1 mA	0.65xVdd		Vdd+0.3	V
C _{LOAD}	Capacitive load				100	pF

^{1.} Typical specifications are not guaranteed.

Table 3. Distortion specifications @ 1 kHz

Paramete	Test condition	Typical value (1)
Distortion	94 dBSPL	0.2% THD + N
Distortion	110 dBSPL	0.7% THD + N
Distortion	120 dBSP	6% THD + N

^{1.} Typical specifications are not guaranteed.

DS12725 - Rev 3 page 3/20

^{2.} Input clock in static mode.

^{3.} Duty cycle: min = 40% max = 60%.

^{4.} Time from the first clock edge to valid output data.




2.2 Timing characteristics

Table 4. Timing characteristics

Parameter	Description	Min.	Max.	Unit
f _{CLK}	Clock frequency for normal mode	1.2	3.25	MHz
f _{PD}	Clock frequency for power-down mode		0.23	MHz
T _{CLK}	Clock period for normal mode	308	1000	ns
T _{R,EN}	Data enabled on DATA line, L/R pin = 1	40		ns
T _{R,DIS}	Data disabled on DATA line, L/R pin = 1		30	ns
T _{L,EN}	Data enabled on DATA line, L/R pin = 0	40		ns
T _{L,DIS}	Data disabled on DATA line, L/R pin = 0		30	ns

Figure 2. Timing waveforms



DS12725 - Rev 3 page 4/20

page 5/20



2.3 Frequency response




Figure 3. Typical frequency response normalized to 1 kHz

D512725 - Rev 5




3 Application recommendations

TOP VIEW

1 00nF
100nF
CLK
CLK
Ground ring

Figure 4. IMP34DT05 electrical connections (top view)

Figure 5. IMP34DT05 electrical connections for stereo configuration (top view)



Power supply decoupling capacitors (100 nF ceramic, 1 μ F ceramic) should be placed as near as possible to pin 1 of the device (common design practice).

The L/R pin must be connected to Vdd or GND (refer to Table 6. L/R channel selection).

DS12725 - Rev 3 page 6/20




4 Carrier tape mechanical specifications

4.0±0.1 1.0±0.05 4.0±0.1 8.0±0.1 4.4±0.1 SECTION A-A (10/1)

Figure 6. Carrier tape without microphone (top view)

Figure 7. Carrier tape with microphone (top view)



DS12725 - Rev 3 page 7/20



5 Process recommendations

To ensure a consistent manufacturing process it is strongly advised to comply with following recommendations:

- The recommended pick-up area for the IMP34DT05 package must be defined using the worst case (ie. no device alignment during picking process). This area has been defined considering all the tolerances of the components involved (reel, package, sound inlet). Picker tolerance shall be considered as well.
- To prevent damage to the MEMS membrane or incorrect pick-up and placement, do not pick up the component on the inlet area
- For the package outline please refer to Figure 7. Carrier tape with microphone (top view). Nozzle shape, size, and placement accuracy are the other key factors to consider when deciding on the coordinates for the picking.
- · Device alignment before picking is highly recommended.
- A vacuum force greater than 7 psi must be avoided
- 1 kPa = 0.145 psi (lb/in²) = 0.0102 kgf/cm² = 0.0098 atm
- MSL (moisture sensitivity level) Class 3
- Maximum of 3 reflow cycles is recommended
- All recommended dimensions (device safe-picking area) do not include the pick-and-place equipment tolerances




Figure 8. Recommended picking area

To have a safe pick-up "by design", ST strongly advises an ad hoc nozzle.


The following picker ensures that the holes for the vacuum and the air stream are ALWAYS away from the porthole of the device (4 vacuum ports located at each corner of the device).

The recommended nozzle also has a recess, in the form of a cross, which guarantees that the porthole is always left at atmospheric pressure. By using the recommended nozzle, the membrane will not suffer any sudden air disturbances during the picking or placing of the devices in the tape and reel.

DS12725 - Rev 3 page 8/20



Figure 9. Recommended picker design





DS12725 - Rev 3 page 9/20



6 Sensing element

The sensing element shall mean the acoustic sensor consisting of a conductive movable plate and a fixed plate placed in a tiny silicon chip. This sensor transduces the sound pressure into the changes of coupled capacity between those two plates.

DS12725 - Rev 3 page 10/20



7 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute maximum ratings

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 5	V
Vin	Input voltage on any control pin	-0.3 to Vdd +0.3	V
T _{STG}	Storage temperature range	-40 to +125	°C
		±2000 (HBM)	
ESD Ele	Electrostatic discharge protection	±200 (MM)	V
		±750 (CBM)	
ESD	Product standard EN 55024:2010 - 3 air discharges	±15000	V



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.

DS12725 - Rev 3 page 11/20



8 Functionality

8.1 L/R channel selection

The L/R digital pad lets the user select the DOUT signal pattern as shown in Table 6. L/R channel selection. The L/R pin must be connected to Vdd or GND.

Table 6. L/R channel selection

L/R	CLK low	CLK high
GND	Data valid	High impedance
Vdd	High impedance	Data valid

Note: As the L/R pin is internally connected to GND via a 200 kohm pull/down resistor, it is not mandatory to connect the pin itself to GND for the respective channel selection.

DS12725 - Rev 3 page 12/20



9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

9.1 Soldering information

The HCLGA (3 x 4) 4LD package is also compliant with the RoHS and "Green" standards and is qualified for soldering heat resistance according to JEDEC J-STD-020.

Land pattern and soldering recommendations are available at www.st.com.




Figure 10. Recommended soldering profile limits

Table 7. Recommended soldering profile limits


Description	Parameter	Pb free
Average ramp rate	T _L to T _P	3 °C/sec max
Preheat		
Minimum temperature	T _{SMIN}	150 °C
Maximum temperature	T _{SMAX}	200 °C
Time (T _{SMIN} to T _{SMAX})	ts	60 sec to 120 sec
Ramp-up rate	T _{SMAX} to T _L	
Time maintained above liquidus temperature	t _L	60 sec to 150 sec
Liquidus temperature	T _L	217 °C
Peak temperature	T _P	260 °C max
Time within 5 °C of actual peak temperature		20 sec to 40 sec
Ramp-down rate		6 °C/sec max
Time 25 °C (t25 °C) to peak temperature		8 minutes max

DS12725 - Rev 3 page 13/20



9.2 HCLGA package information

Figure 11. HCLGA (3 x 4 x 1 mm) 4-lead package outline and mechanical data



Dimensions are in millimeter unless otherwise specified General Tolerance is +/-0.15mm unless otherwise specified

OUTER DIMENSIONS

ITEM	DIMENSION [mm]	TOLERANCE [mm]
Length [L]	3	±0.1
Width [W]	4	±0.1
Height [H]	1.00	±0.1
AP	Ø 0.25	±0.1

DM00231908_3

- 1. The MEMS microphone plastic cap can exhibit some level of variation in color when the device is subjected to thermal processes. This variation does does not affect acoustic or electrical performance.
- 2. Ring plating can be subject to change not affecting acoustic and electrical performance.

DS12725 - Rev 3 page 14/20






Figure 12. Land pattern

DS12725 - Rev 3 page 15/20



Revision history

Table 8. Document revision history

Date	Version	Changes
02-Aug-2018	1	Initial release
04-Sep-2018	2	Added product label indicating ST's 10-year longevity commitment
29-Apr-2019	3	Updated Table 4. Timing characteristics

DS12725 - Rev 3 page 16/20



Contents

1	Pin description					
2	Aco	ustic and electrical specifications	3			
	2.1	Acoustic and electrical characteristics	3			
	2.2	Timing characteristics	4			
	2.3	Frequency response	5			
3	App	ication recommendations	6			
4	Carr	Carrier tape mechanical specifications				
5	Proc	ess recommendations	8			
6	Sens	sing element	10			
7	Abs	olute maximum ratings	11			
8	Fund	ctionality	12			
	8.1	L/R channel selection	12			
9	Pack	rage information	13			
	9.1	Soldering information	13			
	9.2	HCLGA package information	13			
Rev	ision	history	16			





List of tables

Table 1.	Pin description	. 2
	Acoustic and electrical characteristics	
Table 3.	Distortion specifications @ 1 kHz	. 3
	Timing characteristics	
Table 5.	Absolute maximum ratings	11
Table 6.	L/R channel selection	12
Table 7.	Recommended soldering profile limits	13
Table 8.	Document revision history	16



List of figures

Figure 1.	Pin connections	. 2
Figure 2.	Timing waveforms	. 4
Figure 3.	Typical frequency response normalized to 1 kHz	. 5
Figure 4.	IMP34DT05 electrical connections (top view)	. 6
Figure 5.	IMP34DT05 electrical connections for stereo configuration (top view)	. 6
Figure 6.	Carrier tape without microphone (top view)	. 7
Figure 7.	Carrier tape with microphone (top view)	. 7
Figure 8.	Recommended picking area	. 8
Figure 9.	Recommended picker design	. 9
Figure 10.	Recommended soldering profile limits	13
Figure 11.	HCLGA (3 x 4 x 1 mm) 4-lead package outline and mechanical data	14
Figure 12.	Land pattern.	15



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS12725 - Rev 3 page 20/20