www.agelectronica.com
www.agelectronica.com
www.agelectronica.com
www.agelectronica.com

International
IOR Rectifier

IRFI644G

HEXFET® Power MOSFET

- Isolated Package
- High Voltage Isolation= 2.5KVRMS ⑤
- Sink to Lead Creepage Dist.= 4.8mm
- Dynamic dv/dt Rating
- Low Thermal Resistance



V_{DSS} = 250V

$R_{DS(on)}$ = 0.28Ω

I_D = 7.9A

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.



TO-220 FULLPAK

DATA SHEETS

Absolute Maximum Ratings

	Parameter	Max.	Units
I_D @ T_C = 25°C	Continuous Drain Current, V_{GS} @ 10 V	7.9	A
I_D @ T_C = 100°C	Continuous Drain Current, V_{GS} @ 10 V	5.0	
I_{DM}	Pulsed Drain Current ①	32	
P_D @ T_C = 25°C	Power Dissipation	40	W
	Linear Derating Factor	0.32	W/°C
V_{GS}	Gate-to-Source Voltage	±20	V
E_{AS}	Single Pulse Avalanche Energy ②	600	mJ
I_{AR}	Avalanche Current ①	7.9	A
E_{AR}	Repetitive Avalanche Energy ①	4.0	mJ
dv/dt	Peak Diode Recovery dv/dt ③	4.8	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to +150	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	3.1	°C/W
$R_{\theta JA}$	Junction-to-Ambient	—	—	65	

www.agelectronica.com
www.agelectronica.com
www.agelectronica.com
www.agelectronica.com

www.agelectronica.com
www.agelectronica.com
www.agelectronica.com
www.agelectronica.com

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	250	—	—	V	V_{GS}=0V, I_D= 250µA
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.34	—	V/°C	Reference to 25°C, I_D= 1mA
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.28	Ω	V_{GS}=10V, I_D=4.7A ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	V_{DS}=V_{GS}, I_D= 250µA
g_{fs}	Forward Transconductance	6.0	—	—	S	V_{DS}=50V, I_D=4.7A ④
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	µA	V_{DS}=250V, V_{GS}=0V
		—	—	250		V_{DS}=200V, V_{GS}=0V, T_J=125°C
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	V_{GS}=20V
	Gate-to-Source Reverse Leakage	—	—	-100		V_{GS}=-20V
Q_g	Total Gate Charge	—	—	68	nC	I_D=7.9A
Q_{gs}	Gate-to-Source Charge	—	—	11		V_{DS}=200V
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	35		V_{GS}=10V See Fig. 6 and 13 ④
$t_{d(on)}$	Turn-On Delay Time	—	11	—	ns	V_{DD}=125V
t_r	Rise Time	—	24	—		I_D=7.9A
$t_{d(off)}$	Turn-Off Delay Time	—	53	—		R_G=9.1Ω
t_f	Fall Time	—	24	—		R_D=16Ω See Figure 10 ④
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact 
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	1300	—	pF	V_{GS}=0V
C_{oss}	Output Capacitance	—	330	—		V_{DS}= 25V
C_{rss}	Reverse Transfer Capacitance	—	85	—		f=1.0MHz See Figure 5
C	Drain to Sink Capacitance	—	12	—	pF	f=1.0MHz

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	7.9	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	32		
V_{SD}	Diode Forward Voltage	—	—	1.8	V	T_J=25°C, I_S=7.9A, V_{GS}=0V ④
t_{rr}	Reverse Recovery Time	—	250	500	ns	T_J=25°C, I_F=7.9A
Q_{rr}	Reverse Recovery Charge	—	2.3	4.6	µC	di/dt=100A/µs ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is neglegible (turn-on is dominated by L_S+L_D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)

② V_{DD}=50V, starting T_J=25°C, L=15mH R_G=25Ω, I_{AS}=7.9A (See Figure 12)

③ I_{SD}≤7.9A, di/dt≤150A/µs, V_{DD}≤$V_{(BR)DSS}$, T_J≤150°C

④ Pulse width ≤ 300 µs; duty cycle ≤2%.

⑤ t=60s, f=60Hz

www.agelectronica.com
www.agelectronica.com
www.agelectronica.com
www.agelectronica.com

www.agelectronica.com
www.agelectronica.com
www.agelectronica.com
www.agelectronica.com



Fig 1. Typical Output Characteristics, T_C=25°C



Fig 2. Typical Output Characteristics, T_C=150°C



Fig 3. Typical Transfer Characteristics



Fig 4. Normalized On-Resistance Vs. Temperature

www.agelectronica.com
www.agelectronica.com
www.agelectronica.com
www.agelectronica.com

www.agelectronica.com
www.agelectronica.com
www.agelectronica.com
www.agelectronica.com



Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage



Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage



Fig 7. Typical Source-Drain Diode Forward Voltage



Fig 8. Maximum Safe Operating Area

www.agelectronica.com
www.agelectronica.com
www.agelectronica.com
www.agelectronica.com

www.agelectronica.com
www.agelectronica.com
www.agelectronica.com
www.agelectronica.com



Fig 9. Maximum Drain Current Vs. Case Temperature



Fig 10a. Switching Time Test Circuit



Fig 10b. Switching Time Waveforms



Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

www.agelectronica.com
www.agelectronica.com
www.agelectronica.com
www.agelectronica.com

www.agelectronica.com
www.agelectronica.com
www.agelectronica.com
www.agelectronica.com



Fig 12a. Unclamped Inductive Test Circuit



Fig 12b. Unclamped Inductive Waveforms



Fig 12c. Maximum Avalanche Energy Vs. Drain Current



Fig 13a. Basic Gate Charge Waveform



Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1505

Appendix B: Package Outline Mechanical Drawing – See page 1510

Appendix C: Part Marking Information – See page 1517

International
IOR Rectifier

www.agelectronica.com
www.agelectronica.com
www.agelectronica.com
www.agelectronica.com