

LF353-N Wide Bandwidth Dual JFET Input Operational Amplifier

Check for Samples: LF353-N

FEATURES

Internally Trimmed Offset Voltage: 10 mV

Low Input Bias Current: 50pA

Low Input Noise Voltage: 25 nV/√Hz Low Input Noise Current: 0.01 pA/\dayHz

Wide Gain Bandwidth: 4 MHz

High Slew Rate: 13 V/µs Low Supply Current: 3.6 mA

High Input Impedance: $10^{12}\Omega$

Low Total Harmonic Distortion : ≤0.02%


Low 1/f Noise Corner: 50 Hz Fast Settling Time to 0.01%: 2 µs

DESCRIPTION

These devices are low cost, high speed, dual JFET input operational amplifiers with an internally trimmed input offset voltage (BI-FET II technology). They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF353-N is pin compatible with the standard LM1558 allowing designers to immediately upgrade the overall performance of existing LM1558 and LM358 designs.

These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The devices also exhibit low noise and offset voltage drift.

Typical Connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



Simplified Schematic




Figure 1. 1/2 Dual




Figure 2. 8-Pin SOIC (See D Package) 8-Pin PDIP (See P Package)





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)(2)

| , 10001010 max | | |
|---|-----------------------|--------------------|
| Supply Voltage | | ±18V |
| Power Dissipation | | See ⁽³⁾ |
| Operating Temperature Range | | 0°C to +70°C |
| $T_i(MAX)$ | | 150°C |
| Differential Input Voltage | | ±30V |
| Input Voltage Range (4) | | ±15V |
| Output Short Circuit Duration | | Continuous |
| Storage Temperature Range | | −65°C to +150°C |
| Lead Temp. (Soldering, 10 sec.) | | 260°C |
| Soldering Information: Dual-In-Line Package Soldering (10 sec.) | | 260°C |
| Small Outline Package | Vapor Phase (60 sec.) | 215°C |
| | Infrared (15 sec.) | 220°C |
| ESD Tolerance ⁽⁵⁾ | | 1000V |
| θ _{JA} D Package | | TBD |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) For operating at elevated temperatures, the device must be derated based on a thermal resistance of 115°C/W typ junction to ambient for the P package, and 160°C/W typ junction to ambient for the D package.
- (4) Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
- (5) Human body model, 1.5 k Ω in series with 100 pF.



DC Electrical Characteristics

| Symbol | Parameter | Conditions | LF353-N | | | |
|----------------------|------------------------------------|---|---------|------------------|-----|-------|
| | | | MIn | Тур | Max | Units |
| V _{OS} | Input Offset Voltage | R_S =10k Ω , T_A =25°C Over Temperature | | 5 | 10 | mV |
| | | | | | 13 | mV |
| ΔV _{OS} /ΔT | Average TC of Input Offset Voltage | R _S =10 kΩ | | 10 | | μV/°C |
| I _{OS} | Input Offset Current | T _j =25°C ⁽¹⁾⁽²⁾ | | 25 | 100 | рА |
| | | T _j ≤70°C | | | 4 | nA |
| I _B | Input Bias Current | T _j =25°C ⁽¹⁾⁽²⁾ | | 50 | 200 | рА |
| | | T _i ≤70°C | | | 8 | nA |
| R _{IN} | Input Resistance | T _j =25°C | | 10 ¹² | | Ω |
| A _{VOL} | Large Signal Voltage Gain | V _S =±15V, T _A =25°C | 25 | 100 | | V/mV |
| | | $V_O=\pm 10V$, $R_L=2$ $k\Omega$ | | | | |
| | | Over Temperature | 15 | | | V/mV |
| Vo | Output Voltage Swing | $V_S=\pm 15V$, $R_L=10k\Omega$ | ±12 | ±13.5 | | V |
| V _{CM} | Input Common-Mode Voltage | V _S =±15V | ±11 | +15 | | V |
| | Range | | | -12 | | V |
| CMRR | Common-Mode Rejection Ratio | R _S ≤ 10kΩ | 70 | 100 | | dB |
| PSRR | Supply Voltage Rejection Ratio | See ⁽³⁾ | 70 | 100 | | dB |
| Is | Supply Current | | | 3.6 | 6.5 | mA |

AC Electrical Characteristics(1)

| Symbol | Parameter | Conditions | LF353-N | | | |
|----------------|---------------------------------|---|---------|-------|-----|--------------------|
| | | Conditions | Min | Тур | Max | Units |
| | Amplifier to Amplifier Coupling | T _A =25°C, f=1 Hz-20 kHz (Input Referred) | | -120 | | dB |
| SR | Slew Rate | V _S =±15V, T _A =25°C | 8.0 | 13 | | V/µs |
| GBW | Gain Bandwidth Product | V _S =±15V, T _A =25°C | 2.7 | 4 | | MHz |
| e _n | Equivalent Input Noise Voltage | $T_A=25$ °C, $R_S=100\Omega$, $f=1000$ Hz | | 16 | | nV/√ Hz |
| i _n | Equivalent Input Noise Current | T _j =25°C, f=1000 Hz | | 0.01 | | pA/√ Hz |
| THD | Total Harmonic Distortion | A _V =+10, RL=10k, V _O =20Vp-p, BW=20 Hz-20 kHz | | <0.02 | | % |


(1) These specifications apply for V_S=±15V and 0°C≤T_A≤+70°C. V_{OS}, I_Band I_{OS} are measured at V_{CM}=0.

 ⁽¹⁾ These specifications apply for V_S=±15V and 0°C≤T_A≤+70°C. V_{OS}, I_Band I_{OS} are measured at V_{CM}=0.
 (2) The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, Tj. Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D . $T_j = T_A + \theta_{jA}$ P_D where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum. Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with


common practice. $V_S = \pm 6V$ to $\pm 15V$.




Typical Performance Characteristics









Negative Common-Mode Input Voltage Limit







Positive Common-Mode Input Voltage Limit




Figure 6.

Positive Current Limit





Figure 8.








Figure 9.







Figure 11.





Gain Bandwidth V_S = ±15V UNITY GAIN BANDWIDTH (MHz) **R**_L = 2k 4.5 C_L = 100 pF 4 3.5 3 70 0 10 20 30 40 50 TEMPERATURE (°C) Figure 12.





Typical Performance Characteristics (continued)








Figure 15.











Equivalent Input Noise Voltage








Figure 20.













Pulse Response




Figure 24. Small Signaling Inverting




Figure 25. Large Signal Inverting





Figure 26. Small Signal Non-Inverting



TIME (2 μ s/DIV)

Figure 27. Large Signal Non-Inverting






Figure 28. Current Limit ($R_L = 100\Omega$)



APPLICATION HINTS

These devices are op amps with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on ±6V power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The amplifiers will drive a 2 k Ω load resistance to ±10V over the full temperature range of 0°C to +70°C. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.


Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.




Detailed Schematic






Typical Applications

Three-Band Active Tone Control






- (1) All controls flat.
- (2) Bass and treble boost, mid flat.
- (3) Bass and treble cut, mid flat.
- (4) Mid boost, bass and treble flat.
- (5) Mid cut, bass and treble flat.
 - All potentiometers are linear taper
 - Use the LF347 Quad for stereo applications



Improved CMRR Instrumentation Amplifier



$$A_V = \left(\frac{2R2}{R1} + 1\right) \quad \frac{R5}{R4}$$

Super high CMRR

and $\frac{1}{=}$ are separate isolated grounds


Matching of R2's, R4's and R5's control CMRR

With A_{V_T} = 1400, resistor matching = 0.01%: CMRR = 136 dB

Very high input impedance

(1)

Fourth Order Low Pass Butterworth Filter




- Corner frequency (f_c) = $\sqrt{\frac{1}{R1R2CC1}}$ $\frac{1}{2\pi}$ = $\sqrt{\frac{1}{R1'R2'CC1}}$ $\frac{1}{2\pi}$
- Passband gain (H_O) = (1 + R4/R3) (1 + R4'/R3')
- First stage Q = 1.31
- Second stage Q = 0.541
- Circuit shown uses nearest 5% tolerance resistor values for a filter with a corner frequency of 100 Hz and a passband gain of 100
- Offset nulling necessary for accurate DC performance

(2)




Fourth Order High Pass Butterworth Filter



- Corner frequency (f_c) = $\sqrt{\frac{1}{R1R2C^2}}$ $\frac{1}{2\pi}$ = $\sqrt{\frac{1}{R1'R2'C^2}}$ $\frac{1}{2\pi}$
- Passband gain $(H_O) = (1 + R4/R3) (1 + R4'/R3')$
- First stage Q = 1.31
- Second stage Q = 0.541
- Circuit shown uses closest 5% tolerance resistor values for a filter with a corner frequency of 1 kHz and a passband gain of 10.

(3)

Ohms-to-Volts Converter



$$V_O = \frac{1V}{R_{LADDER}} \times R_{X}$$

Where $R_{\mbox{\scriptsize LADDER}}$ is the resistance from switch S1 pole to pin 7 of the LF353.

(4)