

© 1999 National Semiconductor Corporation DS100988

www.national.com

www.agelectronica.com www.agelectronica.com



If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage, (V _{CC})	+90V
Bias Voltage, (V _{BB})	+16V
Input Voltage, (V _{IN})	0V to 6V
Storage Temperature Range, (T _{STG})	–65°C to +150°C
Lead Temperature	
(Soldering, <10 sec.)	300°C
ESD Tolerance, Human Body Model	2 kV

Electrical Characteristics

(See Figure 2 for Test Circuit) Unless otherwise noted: $V_{CC} = +80V$, $V_{BB} = +12V$, $V_{IN} = +2.7 V_{DC}$, $C_L = 8 \text{ pF}$, Output = 40 V_{PP} at 1 MHz, $T_C = 50^{\circ}C$.

Symbol	Parameter	Condition	LM2439			Units
			Min	Тур	Max	Units
I _{cc}	Supply Current	Per Channel, No Input Signal, No Output Load		8		mA
I _{BB}	Bias Current	All Three Channels		12		mA
V _{OUT}	DC Output Voltage	No AC Input Signal, V _{IN} = 1.2V	62	65	68	V _{DC}
A _V	DC Voltage Gain	No AC Input Signal	-12	-14	-16	
ΔA_V	Gain Matching	(Note 4), No AC Input Signal		1.0		dB
LE	Linearity Error	(Notes 4, 5), No AC Input Signal		8		%
t _R	Rise Time	(Note 6), 10% to 90%		9		ns
t _F	Fall Time	(Note 6), 90% to 10%		11		ns
OS	Overshoot	(Note 6)		1	1	%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.


Note 2: Operating ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may change when the device is not operated under the listed test conditions.

Note 3: All voltages are measured with respect to GND, unless otherwise specified.

Note 4: Calculated value from Voltage Gain test on each channel.

Note 5: Linearity Error is the variation in dc gain from V_{IN} = 1.0V to V_{IN} = 4.5V.

Note 6: Input from signal generator: t_r, t_f < 1 ns.




Note: 8 pF load includes parasitic capacitance.

FIGURE 2. Test Circuit (One Channel)

Figure 2 shows a typical test circuit for evaluation of the LM2439. This circuit is designed to allow testing of the LM2439 in a 50Ω environment without the use of an expensive FET probe. The two 2490Ω resistors form a 200:1 divider with the 50Ω resistor and the oscilloscope. A test point is included for easy use of an oscilloscope probe. The compensation capacitor is used to compensate the stray capacitance of the two 2490Ω resistors to achieve flat frequency response.

www.national.com



www.national.com

www.agelectronica.com www.agelectronica.com

Theory of Operation

The LM2439 is a high voltage monolithic three channel CRT driver suitable for high resolution display applications. The LM2439 operates with 80V and 12V power supplies. The part is housed in the industry standard 9-lead TO-220 molded plastic power package.

The circuit diagram of the LM2439 is shown in *Figure 1*. The PNP emitter follower, Q5, provides input buffering. Q1 and Q2 form a fixed gain cascode amplifier with resistors R1 and R2 setting the gain at –14. Emitter followers Q3 and Q4 isolate the high output impedance of the cascode stage from the capacitance of the CRT cathode which decreases the sensitivity of the device to load capacitance. Q6 provides biasing to the output emitter follower stage to reduce crossover distortion at low signal levels.

Figure 2 shows a typical test circuit for evaluation of the LM2439. This circuit is designed to allow testing of the LM2439 in a 50 Ω environment without the use of an expensive FET probe. In this test circuit, two low inductance resistors in series totaling 4.95 k Ω form a 100:1 wideband, low capacitance probe when connected to a 50 Ω coaxial cable and a 50 Ω load (such as a 50 Ω oscilloscope input). The input signal from the generator is ac coupled to the base of Q5.

Application Hints

INTRODUCTION

National Semiconductor (NSC) is committed to provide application information that assists our customers in obtaining the best performance possible from our products. The following information is provided in order to support this commitment. The reader should be aware that the optimization of performance was done using a specific printed circuit board designed at NSC. Variations in performance can be realized due to physical changes in the printed circuit board and the application. Therefore, the designer should know that component value changes may be required in order to optimize performance in a given application. The values shown in this document can be used as a starting point for evaluation purposes. When working with high bandwidth circuits, good layout practices are also critical to achieving maximum performance.

IMPORTANT INFORMATION

The LM2439 performance is targeted for the VGA (640×480) to XGA (1024×768 , 70 Hz refresh) resolution market. It is designed to be a replacement for discrete CRT drivers. The application circuits shown in this document to optimize performance and to protect against damage from CRT arc-

over are designed specifically for the LM2439. If another member of the LM243X family is used, please refer to its datasheet.

POWER SUPPLY BYPASS

Since the LM2439 is a wide bandwidth amplifier, proper power supply bypassing is critical for optimum performance. Improper power supply bypassing can result in large overshoot, ringing or oscillation. A 0.01 μF capacitor should be connected from the supply pin, V_{CC} , to ground, as close to the supply and ground pins as is practical. Additionally, a 10 μF to 100 μF electrolytic capacitor should be connected from the supply pin to ground. The electrolytic capacitor should also be placed reasonably close to the LM2439's supply and ground pins. A 0.1 μF capacitor should be connected from the bias pin, V_{BB} , to ground, as close as is practical to the part.

ARC PROTECTION

During normal CRT operation, internal arcing may occasionally occur. Spark gaps, in the range of 200V, connected from the CRT cathodes to CRT ground will limit the maximum voltage, but to a value that is much higher than allowable on the LM2439. This fast, high voltage, high energy pulse can damage the LM2439 output stage. The application circuit shown in Figure 9 is designed to help clamp the voltage at the output of the LM2439 to a safe level. The clamp diodes, D1 and D2, should have a fast transient response, high peak current rating, low series impedance and low shunt capacitance. FDH400 or equivalent diodes are recommended. Do not use 1N4148 or equivalent diodes for the clamp diodes. D1 and D2 should have short, low impedance connections to $V_{\rm CC}$ and ground respectively. The cathode of D1 should be located very close to a separately decoupled bypass capacitor (C3 in Figure 9). The ground connection of D2 and the decoupling capacitor should be very close to the LM2439 ground. This will significantly reduce the high frequency voltage transients that the LM2439 would be subjected to during an arcover condition. Resistor R2 limits the arcover current that is seen by the diodes while R1 limits the current into the LM2439 as well as the voltage stress at the outputs of the device. R2 should be a 1/2W solid carbon type resistor. R1 can be a 1/4W metal or carbon film type resistor. Having large value resistors for R1 and R2 would be desirable, but this has the effect of increasing rise and fall times. Inductor L1 is critical to reduce the initial high frequency voltage levels that the LM2439 would be subjected to. The inductor will not only help protect the device but it will also help maximize rise and fall times as well as minimize EMI. For proper arc protection, it is important to not omit any of the arc protection components shown in Figure 9.




FIGURE 9. One Channel of the LM2439 with the Recommended Application Circuit

www.national.com

4

Application Hints (Continued)

OPTIMIZING TRANSIENT RESPONSE

Referring to Figure 9, there are three components (R1, R2 and L1) that can be adjusted to optimize the transient response of the application circuit. Increasing the values of R1 and R2 will slow the circuit down while decreasing overshoot. Increasing the value of L1 will speed up the circuit as well as increase overshoot. It is very important to use inductors with very high self-resonant frequencies, preferably above 300 MHz. Ferrite core inductors from J.W. Miller Magnetics (part # 78FR82K) were used for optimizing the performance of the device in the NSC application board. The values shown in Figure 9 can be used as a good starting point for the evaluation of the LM2439. The NSC demo board also has a position open to add a resistor in parallel with L1. This resistor can be used to help control overshoot. Using variable resistors for R1 and the parallel resistor will simplify finding the values needed for optimum performance in a given application. Once the optimum values are determined the variable resistors can be replaced with fixed values.

EFFECT OF LOAD CAPACITANCE

Figure 8 shows the effect of increased load capacitance on the speed of the device. This demonstrates the importance of knowing the load capacitance in the application.

EFFECT OF OFFSET

Figure 7 shows the variation in rise and fall times when the output offset of the device is varied from 40 V_{DC} to 50 V_{DC}. The rise time shows a maximum variation relative to the center data point (45 V_{DC}) of about 21% . The fall time shows a variation of about 3% relative to the center data point.

THERMAL CONSIDERATIONS

Figure 4 shows the performance of the LM2439 in the test circuit shown in *Figure 2* as a function of case temperature. The figure shows that the rise time of the LM2439 increases by approximately 3% as the case temperature increases from 50°C to 100°C. This corresponds to a speed degradation of 0.6% for every 10°C rise in case temperature. The fall time increases by approximately 3% which corresponds to a speed degradation of 0.6% for every 10°C rise in case temperature.

Figure 6 shows the maximum power dissipation of the LM2439 vs Frequency when all three channels of the device are driving an 8 pF load with a 40 V_{p-p} alternating one pixel on, one pixel off signal. The graph assumes a 72% active time (device operating at the specified frequency) which is typical in a monitor application. The other 28% of the time the device is assumed to be sitting at the black level (65V in this case). This graph gives the designer the information needed to determine the heat sink requirement for the application. The designer should note that if the load capacitance is increased the AC component of the total power dissipation will also increase.

The LM2439 case temperature must be maintained below 115°C.

If the maximum expected ambient temperature is 70° C and the maximum power dissipation is 3.4W (from *Figure 6*, 40 MHz bandwidth) then a maximum heat sink thermal resistance can be calculated:

$$R_{TH} = \frac{115^{\circ}C - 70^{\circ}C}{3.4W} = 13^{\circ}C/W$$

This example assumes a capacitive load of 8 $\ensuremath{\mathsf{pF}}$ and no resistive load.

TYPICAL APPLICATION

A typical application of the LM2439 is shown in *Figure 10*. Used in conjunction with an LM1279, a complete video channel from monitor input to CRT cathode can be achieved. Performance is ideal for 1024×768 resolution displays with pixel clock frequencies up to 75 MHz. *Figure 10* is the schematic for the NSC demonstration board that can be used to evaluate the LM1279/2439 combination in a monitor.

PC BOARD LAYOUT CONSIDERATIONS

For optimum performance, an adequate ground plane, isolation between channels, good supply bypassing and minimizing unwanted feedback are necessary. Also, the length of the signal traces from the preamplifier to the LM2439 and from the LM2439 to the CRT cathode should be as short as possible. The following references are recommended:

Ott, Henry W., "Noise Reduction Techniques in Electronic Systems", John Wiley & Sons, New York, 1976.

"Guide to CRT Video Design", National Semiconductor Application Note 861.

"Video Amplifier Design for Computer Monitors", National Semiconductor Application Note 1013.

Pease, Robert A., "Troubleshooting Analog Circuits", Butterworth-Heinemann, 1991.

Because of its high small signal bandwidth, the part may oscillate in a monitor if feedback occurs around the video channel through the chassis wiring. To prevent this, leads to the video amplifier input circuit should be shielded, and input circuit wiring should be spaced as far as possible from output circuit wiring.


NSC DEMONSTRATION BOARD

Figure 11 shows routing and component placement on the NSC LM1279/2439 demonstration board. The schematic of the board is shown in *Figure 10*. This board provides a good example of a layout that can be used as a guide for future layouts. Note the location of the following components:


- C55—V_{CC} bypass capacitor, located very close to pin 6 and ground pins
- C43, C44—V_{BB} bypass capacitors, located close to pin 10 and ground
- C53-C55-V_{CC} bypass capacitors, near LM2439 and V_{CC} clamp diodes. Very important for arc protection.

The routing of the LM2439 outputs to the CRT is very critical to achieving optimum performance. Figure 12 shows the routing and component placement from pin 1 of the LM2439 to the blue cathode. Note that the components are placed so that they almost line up from the output pin of the LM2439 to the blue cathode pin of the CRT connector. This is done to minimize the length of the video path between these two components. Note also that D14, D15, R29 and D13 are placed to minimize the size of the video nodes that they are attached to. This minimizes parasitic capacitance in the video path and also enhances the effectiveness of the protection diodes. The anode of protection diode D14 is connected directly to a section of the the ground plane that has a short and direct path to the LM2439 ground pins. The cathode of D15 is connected to V_{CC} very close to decoupling capacitor C55 (see Figure 12) which is connected to the same section of the ground plane as D14. The diode placement and routing is very important for minimizing the voltage


www.national.com



www.agelectronica.com www.agelectronica.com




www.national.com



www.agelectronica.com

www.agelectronica.com



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

www.agelectronica.com www.agelectronica.com