

SNOSBJ1E-MAY 1999-REVISED MARCH 2013

LM111-N/LM211-N/LM311-N Voltage Comparator

Check for Samples: LM111-N, LM211-N, LM311-N

FEATURES

- Operates From Single 5V Supply
- Input Current: 150 nA Max. Over Temperature
- Offset Current: 20 nA Max. Over Temperature
- Differential Input Voltage Range: ±30V
- Power Consumption: 135 mW at ±15V

DESCRIPTION

The LM111-N, LM211-N and LM311-N are voltage comparators that have input currents nearly a thousand times lower than devices like the LM106 or LM710. They are also designed to operate over a wider range of supply voltages: from standard \pm 15V op amp supplies down to the single 5V supply used for IC logic. Their output is compatible with RTL, DTL and TTL as well as MOS circuits. Further, they can drive lamps or relays, switching voltages up to 50V at currents as high as 50 mA.


Both the inputs and the outputs of the LM111-N, LM211-N or the LM311-N can be isolated from system ground, and the output can drive loads referred to ground, the positive supply or the negative supply. Offset balancing and strobe capability are provided and outputs can be wire OR'ed. Although slower than the LM106 and LM710 (200 ns response time vs 40 ns) the devices are also much less prone to spurious oscillations. The LM111-N has the same pin configuration as the LM106 and LM710.


The LM211-N is identical to the LM111-N, except that its performance is specified over a -25° C to $+85^{\circ}$ C temperature range instead of -55° C to $+125^{\circ}$ C. The LM311-N has a temperature range of 0°C to $+70^{\circ}$ C.

Typical Applications

NOTE

Pin connections shown in Schematic Diagram and Typical Applications are for the LMC TO-99 package.





Do Not Ground Strobe Pin. Output is turned off when current is pulled from Strobe Pin.

Figure 2. Strobing

Figure 1. Offset Balancing



SNOSBJ1E-MAY 1999-REVISED MARCH 2013



Increases typical common mode slew from 7.0V/µs to 18V/µs.

Figure 3. Increasing Input Stage Current






Figure 4. Detector for Magnetic Transducer



*Absorbs inductive kickback of relay and protects IC from severe voltage transients on V⁺⁺ line. **Do Not** Ground Strobe Pin.


Figure 6. Relay Driver with Strobe



*Solid tantalum


Figure 8. Positive Peak Detector





Do Not Ground Strobe Pin. Typical input current is 50 pA with inputs strobed off. Pin connections shown in Schematic Diagram and Typical Applications are for the LMC TO-99 package.

Figure 7. Strobing off Both Input and Output Stages



SNOSBJ1E - MAY 1999-REVISED MARCH 2013




Figure 9. Zero Crossing Detector Driving MOS Logic

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



EXAS

ISTRUMENTS

Absolute Maximum Ratings for the LM111-N/LM211-N⁽¹⁾⁽²⁾

| Total Supply Voltage (V ₈₄) | | | 36V |
|---|-----------------------|--------------------------|----------------|
| Output to Negative Supply Voltage | (V ₇₄) | | 50V |
| Ground to Negative Supply Voltage | e (V ₁₄) | | 30V |
| Differential Input Voltage | | | ±30V |
| Input Voltage ⁽³⁾ | | | ±15V |
| Output Short Circuit Duration | | | 10 sec |
| Operating Temperature Range | | LM111-N | -55°C to 125°C |
| | | LM211-N | −25°C to 85°C |
| Lead Temperature (Soldering, 10 s | ec) | | 260°C |
| Voltage at Strobe Pin | | | V+-5V |
| Soldering Information | Dual-In-Line Package | Soldering (10 seconds) | 260°C |
| | Small Outline Package | Vapor Phase (60 seconds) | 215°C |
| | | Infrared (15 seconds) | 220°C |
| ESD Rating ⁽⁴⁾ | · | | 300V |

XAS

TRUMENTS

(1) Refer to RETS111X for the LM111H, LM111J and LM111J-8 military specifications.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) This rating applies for ±15 supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

(4) Human body model, $1.5 \text{ k}\Omega$ in series with 100 pF.

Electrical Characteristics⁽¹⁾ for the LM111-N and LM211-N

| Parameter | Conditions | Min | Тур | Max | Units |
|-------------------------------------|--|-------|-----------|------|-------|
| Input Offset Voltage ⁽²⁾ | T _A =25°C, R _S ≤50k | | 0.7 | 3.0 | mV |
| Input Offset Current | T _A =25°C | | 4.0 | 10 | nA |
| Input Bias Current | T _A =25°C | | 60 | 100 | nA |
| Voltage Gain | T _A =25°C | 40 | 200 | | V/mV |
| Response Time ⁽³⁾ | T _A =25°C | | 200 | | ns |
| Saturation Voltage | V _{IN} ≤−5 mV, I _{OUT} =50 mA T _A =25°C | | 0.75 | 1.5 | V |
| Strobe ON Current ⁽⁴⁾ | T _A =25°C | | 2.0 | 5.0 | mA |
| Output Leakage Current | V _{IN} ≥5 mV, V _{OUT} =35V, T _A =25°C, I _{STROBE} =3 mA | | 0.2 | 10 | nA |
| Input Offset Voltage ⁽²⁾ | R _S ≤50 k | | | 4.0 | mV |
| Input Offset Current ⁽²⁾ | | | | 20 | nA |
| Input Bias Current | | | | 150 | nA |
| Input Voltage Range | V ⁺ =15V, V [−] =−15V, Pin 7 Pull-Up May Go To 5V | -14.5 | 13.8-14.7 | 13.0 | V |
| Saturation Voltage | V ⁺ ≥4.5V, V [−] =0, V _{IN} ≤−6 mV, I _{OUT} ≤8 mA | | 0.23 | 0.4 | V |
| Output Leakage Current | V _{IN} ≥5 mV, V _{OUT} =35V | | 0.1 | 0.5 | μA |
| Positive Supply Current | T _A =25°C | | 5.1 | 6.0 | mA |
| Negative Supply Current | T _A =25°C | | 4.1 | 5.0 | mA |

(1) These specifications apply for V_S=±15V and Ground pin at ground, and −55°C≤T_A≤+125°C, unless otherwise stated. With the LM211-N, however, all temperature specifications are limited to −25°C≤T_A≤+85°C. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to ±15V supplies.

(2) The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1 mA load. Thus, these parameters define an error band and take into account the worst-case effects of voltage gain and R_s .

(3) The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.

(4) This specification gives the range of current which must be drawn from the strobe pin to ensure the output is properly disabled. Do not short the strobe pin to ground; it should be current driven at 3 to 5 mA.

SNOSBJ1E - MAY 1999-REVISED MARCH 2013

Absolute Maximum Ratings for the LM311-N⁽¹⁾⁽²⁾

| Total Supply Voltage (V ₈₄) | | | 36V |
|---|-----------------------|--------------------------|--------------------|
| Output to Negative Supply Voltage (V7, | 4) | | 40V |
| Ground to Negative Supply Voltage (V- | 30V | | |
| Differential Input Voltage | ±30V | | |
| Input Voltage ⁽³⁾ | ±15V | | |
| Power Dissipation ⁽⁴⁾ | | | 500 mW |
| ESD Rating ⁽⁵⁾ | 300V | | |
| Output Short Circuit Duration | 10 sec | | |
| Operating Temperature Range | | | 0° to 70°C |
| Storage Temperature Range | | | −65°C to 150°C |
| Lead Temperature (soldering, 10 sec) | | | 260°C |
| Voltage at Strobe Pin | | | V ⁺ -5V |
| Soldering Information | Dual-In-Line Package | Soldering (10 seconds) | 260°C |
| | Small Outline Package | Vapor Phase (60 seconds) | 215°C |
| | | Infrared (15 seconds) | 220°C |

(1) "Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits."

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) This rating applies for ±15V supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

(4) The maximum junction temperature of the LM311-N is 110°C. For operating at elevated temperature, devices in the LMC package must be derated based on a thermal resistance of 165°C/W, junction to ambient, or 20°C/W, junction to case. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

(5) Human body model, $1.5 \text{ k}\Omega$ in series with 100 pF.

Electrical Characteristics ⁽¹⁾ for the LM311-N

| Parameter | Conditions | Min | Тур | Max | Units mV | |
|---|---|-------|------------|------|-------------|--|
| Input Offset Voltage ⁽²⁾ | T _A =25°C, R _S ≤50k | | 2.0 | 7.5 | | |
| Input Offset Current ⁽²⁾ | T _A =25°C | | 6.0 | 50 | nA | |
| Input Bias Current | T _A =25°C | | 100 | 250 | nA | |
| Voltage Gain | T _A =25°C | 40 | 200 | | V/mV | |
| Response Time ⁽³⁾ | T _A =25°C | | 200 | | ns | |
| Saturation Voltage | V _{IN} ≤−10 mV, I _{OUT} =50 mA , T _A =25°C | | 0.75 | 1.5 | V | |
| Strobe ON Current ⁽⁴⁾ | T _A =25°C | | 2.0 | 5.0 | mA | |
| Output Leakage Current | V _{IN} ≥10 mV, V _{OUT} =35V T _A =25°C, I _{STROBE} =3 mA V [−] = Pin 1 = −5V | | 0.2 | 50 | nA | |
| Input Offset Voltage ⁽²⁾ | R _S ≤50K | | | 10 | mV | |
| Input Offset Current ⁽²⁾ | | | | 70 | nA | |
| Input Bias Current | | | | 300 | nA | |
| Input Voltage Range | | -14.5 | 13.8,-14.7 | 13.0 | V | |
| Saturation Voltage V ⁺ ≥4.5V, V [−] =0, V _{IN} ≤−10 mV, I _{OUT} ≤8 mA | | | 0.23 | 0.4 | V | |
| Positive Supply Current | T _A =25°C | | 5.1 | 7.5 | mA | |
| Negative Supply Current | T _A =25°C | | 4.1 | 5.0 | mA | |

(1) These specifications apply for V_S=±15V and Pin 1 at ground, and 0°C < T_A < +70°C, unless otherwise specified. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to ±15V supplies.</p>


(2) The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with 1 mA load. Thus, these parameters define an error band and take into account the worst-case effects of voltage gain and R_S.
(2) The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with 1 mA load. Thus, these parameters define an error band and take into account the worst-case effects of voltage gain and R_S.

(3) The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.

(4) This specification gives the range of current which must be drawn from the strobe pin to ensure the output is properly disabled. Do not short the strobe pin to ground; it should be current driven at 3 to 5 mA.



SNOSBJ1E-MAY 1999-REVISED MARCH 2013




5 25 45 65

TEMPERATURE (°C)

Figure 14.

85 105 125

Typical Performance Characteristics LM111-N/LM211-N





-1.5

0.4

0.2

v-

-55 -35 -15

8.0

4

0.6


0.5


0.4

0.3

POWER DISSIPATION

ŝ






Texas

INSTRUMENTS



SNOSBJ1E-MAY 1999-REVISED MARCH 2013



Vs = ±15V

±15V /s TA = 25°C

NORMAL

40 50 60 70 80

0

0

4

8

NORMAL OUTPUT

R_L = 1k V⁺⁺ = 40V

V_s = 30V T_A = 25°C

1


.5

12 16



SNOSBJ1E-MAY 1999-REVISED MARCH 2013







9




SNOSBJ1E-MAY 1999-REVISED MARCH 2013


Typical Performance Characteristics LM311-N (continued) Response Time for Various Response Time for Various

















Response Time for Various Input Overdrives











Texas

INSTRUMENTS

APPLICATION HINTS

CIRCUIT TECHNIQUES FOR AVOIDING OSCILLATIONS IN COMPARATOR APPLICATIONS


When a high-speed comparator such as the LM111-N is used with fast input signals and low source impedances, the output response will normally be fast and stable, assuming that the power supplies have been bypassed (with 0.1 μ F disc capacitors), and that the output signal is routed well away from the inputs (pins 2 and 3) and also away from pins 5 and 6.

However, when the input signal is a voltage ramp or a slow sine wave, or if the signal source impedance is high (1 k Ω to 100 k Ω), the comparator may burst into oscillation near the crossing-point. This is due to the high gain and wide bandwidth of comparators like the LM111-N. To avoid oscillation or instability in such a usage, several precautions are recommended, as shown in Figure 40 below.

- The trim pins (pins 5 and 6) act as unwanted auxiliary inputs. If these pins are not connected to a trim-pot, they should be shorted together. If they are connected to a trim-pot, a 0.01 µF capacitor C1 between pins 5 and 6 will minimize the susceptibility to AC coupling. A smaller capacitor is used if pin 5 is used for positive feedback as in Figure 40.
- 2. Certain sources will produce a cleaner comparator output waveform if a 100 pF to 1000 pF capacitor C2 is connected directly across the input pins.
- 3. When the signal source is applied through a resistive network, R_S, it is usually advantageous to choose an R_S' of substantially the same value, both for DC and for dynamic (AC) considerations. Carbon, tin-oxide, and metal-film resistors have all been used successfully in comparator input circuitry. Inductive wirewound resistors are not suitable.
- 4. When comparator circuits use input resistors (eg. summing resistors), their value and placement are particularly important. In all cases the body of the resistor should be close to the device or socket. In other words there should be very little lead length or printed-circuit foil run between comparator and resistor to radiate or pick up signals. The same applies to capacitors, pots, etc. For example, if R_S=10 kΩ, as little as 5 inches of lead between the resistors and the input pins can result in oscillations that are very hard to damp. Twisting these input leads tightly is the only (second best) alternative to placing resistors close to the comparator.
- 5. Since feedback to almost any pin of a comparator can result in oscillation, the printed-circuit layout should be engineered thoughtfully. Preferably there should be a groundplane under the LM111-N circuitry, for example, one side of a double-layer circuit card. Ground foil (or, positive supply or negative supply foil) should extend between the output and the inputs, to act as a guard. The foil connections for the inputs should be as small and compact as possible, and should be essentially surrounded by ground foil on all sides, to guard against capacitive coupling from any high-level signals (such as the output). If pins 5 and 6 are not used, they should be shorted together. If they are connected to a trim-pot, the trim-pot should be located, at most, a few inches away from the LM111-N, and the 0.01 μF capacitor should be installed. If this capacitor cannot be used, a shielding printed-circuit foil may be advisable between pins 6 and 7. The power supply bypass capacitors should be located within a couple inches of the LM111-N. (Some other comparators require the power-supply bypass to be located immediately adjacent to the comparator.)
- 6. It is a standard procedure to use hysteresis (positive feedback) around a comparator, to prevent oscillation, and to avoid excessive noise on the output because the comparator is a good amplifier for its own noise. In the circuit of Figure 41, the feedback from the output to the positive input will cause about 3 mV of hysteresis. However, if R_S is larger than 100 Ω , such as 50 k Ω , it would not be reasonable to simply increase the value of the positive feedback resistor above 510 k Ω . The circuit of Figure 42 could be used, but it is rather awkward. See the notes in paragraph 7 below.
- 7. When both inputs of the LM111-N are connected to active signals, or if a high-impedance signal is driving the positive input of the LM111-N so that positive feedback would be disruptive, the circuit of Figure 40 is ideal. The positive feedback is to pin 5 (one of the offset adjustment pins). It is sufficient to cause 1 to 2 mV hysteresis and sharp transitions with input triangle waves from a few Hz to hundreds of kHz. The positive feedback signal across the 82 Ω resistor swings 240 mV below the positive supply. This signal is centered around the nominal voltage at pin 5, so this feedback does not add to the V_{OS} of the comparator. As much as 8 mV of V_{OS} can be trimmed out, using the 5 k Ω pot and 3 k Ω resistor as shown.
- 8. These application notes apply specifically to the LM111-N, LM211-N, LM311-N, and LF111 families of comparators, and are applicable to all high-speed comparators in general, (with the exception that not all comparators have trim pins).




SNOSBJ1E - MAY 1999-REVISED MARCH 2013




Pin connections shown are for LM111H in the LMC hermetic package.





Pin connections shown are for LM111H in the LMC hermetic package.











SNOSBJ1E-MAY 1999-REVISED MARCH 2013

Typical Applications

(Pin numbers refer to LMC package)









*TTL or DTL fanout of two





*Adjust for symmetrical square wave time when $V_{IN} = 5 \text{ mV}$ †Minimum capacitance 20 pF Maximum frequency 50 kHz






*Input polarity is reversed when using pin 1 as output.


ÈXAS

NSTRUMENTS










*Values shown are for a 0 to 30V logic swing and a 15V threshold. †May be added to control speed and reduce susceptibility to noise spikes.






Figure 49. Crystal Oscillator





Figure 50. Comparator and Solenoid Driver




SNOSBJ1E-MAY 1999-REVISED MARCH 2013




*Solid tantalum †Adjust to set clamp level





*Solid tantalum





*Solid tantalum

Figure 53. Positive Peak Detector

SNOSBJ1E-MAY 1999-REVISED MARCH 2013






Figure 54. Zero Crossing Detector Driving MOS Logic



*Solid tantalum

Figure 55. Negative Peak Detector



*R2 sets the comparison level. At comparison, the photodiode has less than 5 mV across it, decreasing leakages by an order of magnitude.

Figure 56. Precision Photodiode Comparator



SNOSBJ1E-MAY 1999-REVISED MARCH 2013




Figure 57. Switching Power Amplifier




Figure 58. Switching Power Amplifier



SNOSBJ1E-MAY 1999-REVISED MARCH 2013

Schematic Diagram


BALANCE/STROBE BALANCE R3 300 Ş R8 750 R1 1.3k ► R2 1.3k **Q**6 Ş ۶ R9 600 ξ Q10 Q7 Q20 R6 1.2k R7 1.2k **1** Q5 Q12 Q19 **Q**8 Q13 **Q**3 09 +-2-Q1 Q18 OUTPUT INPUTS **₹**^{R16} 400 014 Q4 _3____ R17 60 ٥z Q21 R11 ₹^{R15} 450 Q23 Q15 022 Q17 R12 R19 R18 200 **↓** 016 R13 Ş 14 v-GND 1


NOTE Pin connections shown in the schematic diagram are for the LMC package.



SNOSBJ1E-MAY 1999-REVISED MARCH 2013

Pin Diagrams





SNOSBJ1E - MAY 1999-REVISED MARCH 2013

REVISION HISTORY

| Cł | hanges from Revision D (March 2013) to Revision E | Page |
|----|--|------|
| • | Changed layout of National Data Sheet to TI format | 20 |



17-Sep-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | - | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|---------|--------------|--------------------|------|------|----------------------------|------------------|--------------------|--------------|--------------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| LM111H | ACTIVE | TO-99 | LMC | 8 | 500 | TBD | Call TI | Call TI | -55 to 125 | (LM111H ~ LM111H) | Samples |
| LM111H/NOPB | ACTIVE | TO-99 | LMC | 8 | 500 | Green (RoHS & no Sb/Br) | POST-PLATE | Level-1-NA-UNLIM | -55 to 125 | (LM111H ~ LM111H) | Samples |
| LM111J-8 | ACTIVE | CDIP | NAB | 8 | 40 | TBD | Call TI | Call TI | -55 to 125 | LM111J-8 | Samples |
| LM311H | ACTIVE | TO-99 | LMC | 8 | 500 | TBD | Call TI | Call TI | 0 to 70 | LM311H | Samples |
| LM311H/NOPB | ACTIVE | TO-99 | LMC | 8 | 500 | Green (RoHS & no Sb/Br) | POST-PLATE | Level-1-NA-UNLIM | 0 to 70 | (LM311H ~ LM311H) | Samples |
| LM311M | NRND | SOIC | D | 8 | 95 | TBD | Call TI | Call TI | 0 to 70 | LM 311M | |
| LM311M/NOPB | ACTIVE | SOIC | D | 8 | 95 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | 0 to 70 | LM 311M | Samples |
| LM311MX | NRND | SOIC | D | 8 | 2500 | TBD | Call TI | Call TI | 0 to 70 | LM 311M | |
| LM311MX/NOPB | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-1-260C-UNLIM | 0 to 70 | LM 311M | Samples |
| LM311N | LIFEBUY | PDIP | Р | 8 | 40 | TBD | Call TI | Call TI | 0 to 70 | LM 311N | |
| LM311N/NOPB | ACTIVE | PDIP | Р | 8 | 40 | Green (RoHS & no Sb/Br) | CU SN | Level-1-NA-UNLIM | 0 to 70 | LM 311N | Samples |
| MLM311P | LIFEBUY | PDIP | Р | 8 | 40 | TBD | Call TI | Call TI | 0 to 70 | LM 311N | |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) -

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



PACKAGE OPTION ADDENDUM

17-Sep-2014

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| LM311MX | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.5 | 5.4 | 2.0 | 8.0 | 12.0 | Q1 |
| LM311MX/NOPB | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.5 | 5.4 | 2.0 | 8.0 | 12.0 | Q1 |



PACKAGE MATERIALS INFORMATION

24-Sep-2013




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LM311MX | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |
| LM311MX/NOPB | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |


NAB0008A

MECHANICAL DATA



LMC (O-MBCY-W8)


METAL CYLINDRICAL PACKAGE



- - Β. This drawing is subject to change without notice.
 - C. Leads in true position within 0.010 (0,25) R @ MMC at seating plane.
 - D. Pin numbers shown for reference only. Numbers may not be marked on package.
 - E. Falls within JEDEC MO-002/TO-99.

P(R-PDIP-T8)


PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.