www.ti.com

LM49450 Boomer [™] I²S Input, 2.5W/Channel, Low EMI, Stereo, Class D Audio Sub-System with Ground Referenced Headphone Amplifier, 3D Enhancement, and Headphone Sense

Check for Samples: LM49450

FEATURES

- 24-Bit Stereo DAC
- Stereo Filterless Class D Operation
- Selectable Spread Spectrum Mode Reduces EMI
- Ground Referenced Headphone Amplifiers with 100dB SNR
- I²S Compatible Audio Interface
- Audio Sample Rates up to 192kHz
- TI's 3D Enhancement
- 32-Step Digital Volume Control
- I²C-Compatible Control Interface
- Headphone Sense Input
- Stereo Analog Line Inputs
- Output Short Circuit Protection
- Thermal Overload Protection
- Minimum External Components
- Click and Pop Suppression
- Micro-Power Shutdown
- Available in Space-Saving 32-Pin WQFN Package

APPLICATIONS

- Portable Media Players
- Portable Navigation Devices
- Multi-Media Monitors
- Laptops
- Portable Gaming Devices
- Mobile Handsets

KEY SPECIFICATIONS

- SNR at Headphone Output: 102dBA (typ)
- Speaker Amplifier Efficiency at 3.6V, 650mW/Channel into 8Ω: 87% (typ)
- Speaker Amplifier Efficiency at 5V, 1.1W/Channel into 8Ω: 80% (typ)
- Quiescent Power Supply Current Line Inputs:
 - Speaker Mode at LSVDD = 3.6V: 7.5mA (typ)
 - Headphone Mode at HPVDD = 2.5V: 5.3mA (typ)
- Output Power/Channel Speaker at LSV_{DD} = 5V:
 - R_L = 4Ω, THD+N ≤ 10%: 2.5W (typ)
 - R_L = 8Ω, THD+N ≤ 1%: 1.25W (typ)
- Headphone at HPV_{DD} = 2.5V:
 - R_L = 16Ω, THD+N ≤ 1%: 34mW (typ)
 - R_1 = 32Ω, THD+N ≤ 1%: 36mW (typ)
- PSRR at 1kHz
 - Speaker Mode: 67dB (typ)
 - Headphone Mode: 77dB (typ)
- Shutdown current: 0.02µA (typ)

DESCRIPTION

The LM49450 is a fully integrated audio subsystem designed for portable media player applications. The LM49450 combines a 24-bit I²S digital-to-analog converter (DAC), 2.5W/channel stereo Class D speaker drivers, 36mW stereo ground referenced headphone drivers, volume control, and TI's unique 3D sound enhancement into a single device.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

is a trademark of ~ Texas Instruments.

All other trademarks are the property of their respective owners.



DESCRIPTION (CONTINUED)

The filterless Class D amplifiers deliver 1.25W/channel into an 8Ω load with <1% THD+N with a 5V supply. The LM49450 offers two logic selectable modulation schemes, fixed frequency mode, and an EMI reducing spread spectrum mode. The 36mW/channel headphone drivers feature TI's ground referenced architecture that creates a ground-referenced output from a single supply, eliminating the need for bulky and expensive DC-blocking capacitors, saving space and minimizing system cost. A headphone sense input (HPS) automatically detects the presence of a headphone, and configures the device accordingly.

The LM49450 stereo, 24-bit DAC supports a wide range of sample rates (including 192kHz, 96kHz, 48kHz, and 44.1kHz). The digital audio signal path features better than 100dB SNR, and low 0.05% THD+N when measured at the headphone outputs. The flexible 3-wire I²S interface supports left or right justified audio data.

The LM49450 features separate 32-step volume control for the headphones and speaker outputs. 3D enhancement, mode selection, shutdown control, and volume are controlled through an I²C compatible interface.

Output short circuit and thermal overload protection prevent the device from being damaged during fault conditions. Superior click and pop suppression eliminates audible transients on power-up/down and during shutdown. The LM49450 is available in a space saving 32-pin WQFN package.

Typical Application




Figure 1. Typical Audio Amplifier Application Circuit

Submit Documentation Feedback

Copyright © 2008–2013, Texas Instruments Incorporated



Connection Diagram




Figure 2. RTV Package Top View 5mm x 5mm x 0.8mm Package Number RTV0032A



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings (1)(2)(3)

Supply Voltage ⁽¹⁾	6.0V
Storage Temperature	−65°C to +150°C
Input Voltage	-0.3V to V _{DD} +0.3V
Power Dissipation ⁽⁴⁾	Internally Limited
ESD Susceptibility ⁽⁵⁾	2000V
ESD Susceptibility ⁽⁶⁾	200V
Junction Temperature (T _{JMAX})	150°C
Thermal Resistance	·
θ _{JC}	2.4°C/W
θ_{JA}	28.4°C/W

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified
- (2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature, T_A. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX} T_A) / θ_{JA} or the number given in *Absolute Maximum Ratings*, whichever is lower.
- (5) Human body model, applicable std. JESD22-A114C.
- (6) Machine model, applicable std. JESD22-A115-A.

Operating Ratings⁽¹⁾⁽²⁾

operating realings	
Temperature Range	
$T_{MIN} \le T_A \le T_{MAX}$	-40°C ≤ T _A ≤ +85°C
Supply Voltage (V _{DD} , LSV _{DD})	$2.7V \le V_{DD} \le 5.5V$
Headphone Supply Voltage (CPV _{DD} , HPV _{DD})	$1.8V \le V_{DD} \le 2.7V$
Digital Core Supply Voltage (DV _{DD})	2.7V ≤ DV _{DD} ≤ 4.5V
Digital IO Supply Voltage (IOV _{DD})	$1.8V \le IOV_{DD} \le 4.5V$

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified
- (2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.



Electrical Characteristics $V_{DD} = LSV_{DD} = 3.6V$, $HPV_{DD} = CPV_{DD} = 2.5V^{(1)(2)}$

The following specifications apply for Headphone: $A_V = 0 dB$, $R_{L(LS)} = 8\Omega$, $R_{L(HP)} = 32\Omega$, f = 1 kHz, $C_1 = C_2 = 2.2 \mu F$, unless otherwise specified. Limits apply for $T_{\Delta} = 25^{\circ}C_{\bullet}$

Symbol	Davamatav	Conditions	LM49	9450	Units			
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	(Limits)			
DI _{DD}	Digital Core Supply Current	$DV_{DD} = 2.7V$, $f_{S} = 48kHz$, $f_{MCLK} = 12.28MHz$	9	11.2	mA (max)			
I _{SD}	Shutdown Supply Current	Digital Current Analog Current	0.03 0.02	1 1	μΑ (max) μΑ (max)			
SPEAKER AM	PLIFIERS (Headphone Amplifiers I	Disabled, HPS = 0)						
I _{DDLS}	Analog Supply Current	f _S = 48kHz, DAC Active, No Load Line Inputs Active, No Load	9.8 7	13 10	mA (max) mA (max)			
V _{OS}	Output Offset Voltage	DAC Active Line Inputs Active	8 8	45	mV (max) mV (max)			
D	Output Power	$R_L = 4\Omega$, $f = 1kHz$ THD+N = 1% THD+N = 10%	1 1.2		W W			
P _{OUT}	Output Power	$R_L = 8\Omega$, $f = 1kHz$ THD+N = 1% THD+N = 10%	625 725	525	mW (min) W			
		$P_O = 300$ mW, $f = 1$ kHz, $R_L = 8\Omega$						
THD+N	Total Harmonic Distortion	DAC Active	0.06		%			
		Line Inputs Active	0.07		%			
	Power Supply Rejection Ratio	$V_{RIPPLE} = 200 \text{mV}_{P-P}, f = 1 \text{kHz}$						
PSRR		DAC Active, Internal Reference	59	45	dB (min)			
		DAC Active, External Reference	62		dB			
		Line Inputs Active	67		dB			
η	Efficiency	$P_O = 650$, $f = 1kHz$ $R_L = 8\Omega$	87		%			
		$P_O = 500$ mW, $f = 1$ kHz, $R_L = 8\Omega$						
Xtalk	Crosstalk	DAC Active, Line Inputs Active	81 77		dB dB			
Alaik	Crossiaik	$P_O = 500$ mW, $f = 10$ kHz, $R_L = 8\Omega$						
		DAC Active, Line Inputs Active	60 60		dB dB			
		$P_O = 500$ mW, $f = 1$ kHz, A-weighted						
SNR	Signal to Noise Ratio	DAC Active, Internal Reference	89		dB			
SINIX	Signal to Noise Natio	DAC Active, External Reference	92		dB			
		Line Inputs Active	90		dB			
A_{V}	Digitally Controlled Gain Level	Maximum Gain Setting, Line Inputs Active	23.6	22.5 24.1	dB (min) dB (max)			
V Digitally Controlled Galff Lev		Minimum Gain Setting, Line Inputs Active	-48	-49 -46	dB (min) dB (max)			
Mute	Mute Attenuation	Line Inputs Active	– 91		dB			
ΔA _{CH-CH}	Channel-to-Channel Gain Matching		0.3		dB			

⁽¹⁾ The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

Product Folder Links: LM49450

Submit Documentation Feedback

⁽²⁾ R_L is a resistive load in series with two inductors to simulate an actual speaker load. For $R_L = 8\Omega$, the load is $15\mu H + 8\Omega + 15\mu H$. For R_L = 4Ω , the load is 15μ H + 4Ω + 15μ H.

⁽³⁾ Typical values represent most likely parametric norms at T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

Datasheet min/max specification limits are specified by test or statistical analysis.



Electrical Characteristics V_{DD} = LSV_{DD} = 3.6V, HPV_{DD} = CPV_{DD} = 2.5V⁽¹⁾⁽²⁾ (continued)

The following specifications apply for Headphone: $A_V = 0 dB$, $R_{L(LS)} = 8\Omega$, $R_{L(HP)} = 32\Omega$, f = 1 kHz, $C_1 = C_2 = 2.2 \mu F$, unless otherwise specified. Limits apply for $T_A = 25 ^{\circ}C$.

Symbol	Parameter	Conditions	LM49		Units			
Зунион	raidilletei	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	(Limits)			
		Input Referred, A-weighted						
_	Output Naina	DAC Active, Internal Reference	43.5		μV			
DEF HEADPHONE A DDHP OS ON THD+N	Output Noise	DAC Active, External Reference	45.4		μV			
		Line Inputs Active	40		μV			
t _{ON}	Turn-On Time		27		ms			
t _{OFF}	Turn-Off Time		1		ms			
	AMPLIFIERS (Speaker Amplifiers I	Disabled, HPS = 1)						
I _{DDHP}	Analog Supply Current	f _S = 48kHz, DAC active Line Inputs Active	7.2 5.3	8.25 6.5	mA (max) mA (max)			
V _{OS}	Output Offset Voltage	DAC active, $A_V = -6dB$ Line Inputs Active, , $A_V = -6dB$	7 5	30	mV mV (max)			
		$R_L = 16\Omega$, $f = 1kHz$			-			
		THD+N = 1%, Single Channel	66		mW			
P o		THD+N = 1%, Two Channels in Phase	34		mW			
P _O	Output Power	$R_L = 32\Omega$, $f = 1kHz$						
		THD+N = 1%, Single Channel	49	42	mW (min)			
		THD+N = 1%, Two Channels in Phase	36	27	mW (min)			
		f = 1kHz, DAC Active						
THD+N	Total Harmonic Distortion	$R_L = 16\Omega$, $P_O = 5mW$	0.05		%			
		$R_L = 32\Omega$, $P_O = 5$ mW	0.03		%			
		$V_{RIPPLE} = 200 \text{mV}_{P-P}$, $f = 1 \text{kHz}$						
	Power Supply Rejection Ratio	DAC Active, Internal Reference	71.2	56	dB (min)			
PSRR		DAC Active, External Reference	71.3		dB			
		Line Inputs Active	76.9		dB			
		$P_O = 5$ mW, $f = 1$ kHz, $R_L = 32\Omega$	1 2 1 2		<u> </u>			
		DAC Active,	82		dB			
Ytalk	Crosstalk	Line Inputs Active	79		dB			
ODHP OS	Ciostaik	$P_O = 5$ mW, $f = 10$ kHz, $R_L = 32\Omega$						
		DAC Active, Line Inputs Active	78 76		dB dB			
		P _O = 5mW, f = 1kHz, A-weighted						
CND	Circulto Naisa Batia	DAC Active, Internal Reference	99		dB			
SINK	Signal to Noise Ratio	DAC Active, External Reference	102		dB			
		Line Inputs Active	98		dB			
	5: :: !! 0 !! 10 : 1	Maximum Gain Setting, Line Inputs Active	17.8	17.0 18.5	dB (min) dB (max)			
A_V	Digitally Controlled Gain Level	Minimum Gain Setting, Line Inputs Active	-53.8	-56 -52	dB (min) dB (max)			
Mute	Mute Attenuation	Line Inputs Active	-102		dB			
ΔA _{CH-CH}	Channel-to-Channel Gain Matching		0.3		dB			
		Input Referred, A-weighted			1			
		DAC Active, Internal Reference	10		μV			
ε _{OS}	Output Noise	DAC Active, External Reference	10		μV			
		Line Inputs Active	10		μV			

Product Folder Links: LM49450

Submit Documentation Feedback



Electrical Characteristics $V_{DD} = LSV_{DD} = 3.6V$, $HPV_{DD} = CPV_{DD} = 2.5V^{(1)(2)}$ (continued)

The following specifications apply for Headphone: $A_V = 0 dB$, $R_{L(LS)} = 8\Omega$, $R_{L(HP)} = 32\Omega$, f = 1 kHz, $C_1 = C_2 = 2.2 \mu F$, unless otherwise specified. Limits apply for $T_A = 25$ °C.

0	D	0 - 1111 - 11	LM49	Units		
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	(Limits)	
V _{OUT_FS}	Full-Scale Headphone Amplifier Output Voltage	R _L = No Load	942	850	mV _{RMS} (min)	
t _{ON}	Turn-On Time		27		ms	
t _{OFF}	Turn-Off Time		1		ms	
HEADPHONE	SENSE INPUT (HPS)				•	
V _{IH}	Input High Voltage		1		V	
V _{IL}	Input Low Voltage		0.6		V	
DIGITAL INTE	RFACE					
V _{IH}	Input High Voltage			2.8	V (min)	
V _{IL}	Input Low Voltage			0.8	V (max)	
V _{OH}	Output High Voltage			2	V (min)	
V _{OL}	Output Low Voltage			1	V (max)	

Electrical Characteristics $V_{DD} = LSV_{DD} = 5.0V^{(1)(2)}$

The following specifications apply for Headphone: $A_V = 0 dB$, $R_{L(LS)} = 8\Omega$, $R_{L(HP)} = 32\Omega$, f = 1 kHz, unless otherwise specified. Limits apply for $T_A = 25$ °C.

			LM49	9450	Units		
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	(Limits)		
SPEAKER AM	IPLIFIERS (Headphone Amplifiers I	Disabled, HPS = 0)	-				
I _{DDLS}	Analog Supply Current	f _S = 48kHz, DAC Active Line Inputs Active	14 10.4	18 16	mA (max) mA (max)		
V _{OS}	Output Offset Voltage	DAC Voltage AV = 0dB, Line Inputs Active	15 12	50 48	mV (max) mV (max)		
	Output Pourer	$R_L = 4\Omega, f = 1 \text{kHz}$ $THD+N = 1\%$ $THD+N = 10\%$	1.9 2.5		W		
P _{OUT}	Output Power	$R_L = 8\Omega, f = 1 \text{kHz}$ $THD+N = 1\%$ $THD+N = 10\%$	1.25 1.54		mW (min) W		
		$P_O = 635$ mW, $f = 1$ kHz, $R_L = 8\Omega$					
THD+N	Total Harmonic Distortion	DAC Active	0.06		%		
		Line Inputs Active	0.04		%		
		$V_{RIPPLE} = 200 \text{mV}_{P-P}, f = 1 \text{kHz}$					
PSRR	Dawar Cumply Daigation Datia	DAC Active, Internal Reference	60		dB		
	Power Supply Rejection Ratio	DAC Active, External Reference	60		dB		
		Line Inputs Active	70		dB		
η	Efficiency	$P_O = TBDmW, f = 1kHz$ $R_L = 8\Omega$	80		%		

⁽¹⁾ The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

⁽²⁾ R_L is a resistive load in series with two inductors to simulate an actual speaker load. For $R_L = 8\Omega$, the load is $15\mu H + 8\Omega + 15\mu H$. For $R_L = 4\Omega$, the load is $15\mu H + 4\Omega + 15\mu H$.

⁽³⁾ Typical values represent most likely parametric norms at T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

⁽⁴⁾ Datasheet min/max specification limits are specified by test or statistical analysis.



Electrical Characteristics $V_{DD} = LSV_{DD} = 5.0V^{(1)(2)}$ (continued)

The following specifications apply for Headphone: $A_V = 0 dB$, $R_{L(LS)} = 8\Omega$, $R_{L(HP)} = 32\Omega$, f = 1 kHz, unless otherwise specified. Limits apply for $T_A = 25$ °C.

Symbol	Doromotor	0 111	LM4	9450	Units		
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	(Limits)		
		$P_O = 500$ mW, $f = 1$ kHz, $R_L = 8\Omega$					
V4-II.	Crandalli	DAC Active, Line Inputs Active	74 79		dB dB		
Xtalk	Crosstalk	$P_{O} = 500$ mW, $f = 10$ kHz, $R_{L} = 8\Omega$					
		DAC Active, Line Inputs Active	60 60		dB dB		
		P _O = 500mW, f = 1kHz, A-weighted					
CND	Signal to Naisa Datia	DAC Active, Internal Reference	88		dB		
SNR	Signal to Noise Ratio	DAC Active, External Reference	89		dB		
		Line Inputs Active	98		dB		
	Digitally Controlled Gain Level	Maximum Gain Setting, Line Inputs Active	24.2	22.5 24.2	dB (min) dB (max)		
A_V		Minimum Gain Setting, Line Inputs Active	-48	-49 -46	dB (min) dB (max)		
Mute	Mute Attenuation	Line Inputs Active	-92		dB		
ΔA _{CH-CH}	Channel-to-Channel Gain Matching		0.3		dB		
		Input Referred, A-weighted					
	Outrot Naiss	DAC Active, Internal Reference	60		μV		
ε _{OS}	Output Noise	DAC Active, External Reference	85		μV		
		Line Inputs Active	40		μV		
t _{ON}	Turn-On Time		27		ms		
t _{OFF}	Turn-Off Time		1		ms		

Timing Characteristics (1)(2)

The following specifications apply for Headphone: $A_V = 0 dB$, $R_{L(LS)} = 8\Omega$, $R_{L(HP)} = 32\Omega$, f = 1 kHz, unless otherwise specified. Limits apply for $T_A = 25$ °C.

			LM49	Units	
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	(Limits)
AUDIO INTERI	FACE TIMING				
t _{MCLKL}	MCLK Pulse Width Low			16	ns (min)
t _{MCLKH}	MCLK Pulse Width High			16	ns (min)
t _{MCLKY}	MCLK Period			32	ns (min)
t _{BCLKR}	BCLK Rise Time			3	ns (max)
t _{BCLKCF}	BCLK Fall Time			3	ns (max)
t _{BCLKDS}	BCLK Duty Cycle		50		%
t _{DL}	LRC Propagation Delay from BCLK falling edge			10	ns (max)
t _{DST}	DATA Setup Time to BCLK Rising Edge			10	ns (min)

⁽¹⁾ The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

⁽²⁾ R_L is a resistive load in series with two inductors to simulate an actual speaker load. For $R_L = 8\Omega$, the load is $15\mu H + 8\Omega + 15\mu H$. For $R_L = 4\Omega$, the load is $15\mu H + 4\Omega + 15\mu H$.

⁽³⁾ Typical values represent most likely parametric norms at T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

⁽⁴⁾ Datasheet min/max specification limits are specified by test or statistical analysis.



Timing Characteristics⁽¹⁾⁽²⁾ (continued)

The following specifications apply for Headphone: $A_V = 0 dB$, $R_{L(LS)} = 8\Omega$, $R_{L(HP)} = 32\Omega$, f = 1 kHz, unless otherwise specified. Limits apply for $T_A = 25$ °C.

	Donomotor	2 11/1	LM4	LM49450		
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	(Limits)	
t _{DHT}	DATA Hold Time from BCLK Rising Edge			10	ns (min)	
CONTROL INT	ERFACE TIMING					
	SCLK Frequency			400	kHz (max)	
1	Hold Time (repeated START Condition)			0.6	μs (min)	
2	Clock Low Time			1.3	μs (min)	
3	Clock High Time			600	ns (min)	
4	Setup Time for a Repeated START Condition			600	ns (min)	
	Data Hold Time	Output		300	ns (min)	
5		Input		0 900	ns (min) ns (max)	
6	Data Setup Time			100	ns (min)	
7	Rise Time of SDA and SCL			20+0.1C _B 300	ns (min) ns (max)	
8	Fall Time of SDA and SCL			15+0.1C _B 300	ns (min) ns (max)	
9	Setup Time for STOP Condition			600	ns (min)	
10	Bus Free time Between a STOP and START Condition			1.3	μs (min)	
СВ	Bus Capacitance			10 200	pF (min) pF (max)	

PIN DESCRIPTIONS

Pin	Name	Description
1	C1P	Charge Pump Flying Capacitor Positive Terminal
2	CPGND	Charge Pump Ground
3	SDA	I ² C Serial Data Input
4	DGND	Digital Ground
5	I ² S_WS	I ² S Word Select Input
6	I ² S_SDI	I ² S Serial Data Input
7	I ² S_CLK	I ² S Clock Input
8	MCLK	Master Clock
9	SCL	I ² C Clock Input
10	DV_DD	Digital Core Power Supply
11	IOV _{DD}	Digital Interface Power Supply
12	GND	Analog Ground
13	REF	DAC Reference Bypass
14	INR	Right Channel Analog Input
15	INL	Left Channel Analog Input
16	V_{DD}	Analog Power Supply
17	BYPASS	Mid-Rail Bias Bypass
18, 24	LSV _{DD}	Speaker Power Supply
19	LLS+	Left Channel Non-Inverting Speaker Output
20	LLS-	Left Channel Inverting Speaker Output
21	LSGND	Speaker Ground



PIN DESCRIPTIONS (continued)

Pin	Name	Description
22	RLS-	Right Channel Inverting Speaker Output
23	RLS+	Right Channel Non-Inverting Speaker Output
25	HPGND	Headphone Amplifier Ground
26	HPS	Headphone Sense Input
27	HPR	Right Channel Headphone Amplifier Output
28	HPV _{DD}	Headphone Amplifier Power Supply
29	HPL	Left Channel Headphone Amplifier Output
30	HPV _{SS}	Charge Pump Output and Headphone Amplifier Negative Power Supply.
31	C1N	Charge Pump Flying Capacitor Negative Terminal
32	CPV _{DD}	Charge Pump Power Supply

Product Folder Links: LM49450

Submit Documentation Feedback



Typical Performance Characteristics




Figure 3.





Figure 5.







Figure 4.






Figure 8.






Figure 9.




Figure 10.




Figure 11.





Figure 12.






Figure 14.

Submit Documentation Feedback






Figure 15.





Figure 16.



FREQUENCY (Hz) Figure 17.




Figure 18.




Figure 19.






Figure 20.


Submit Documentation Feedback






FREQUENCY (Hz) Figure 21.






FREQUENCY (Hz) Figure 23.

THD+N vs Frequency HPV_{DD} = 2.0V, P_{OUT} = 10mW, R_L = 16 Ω DAC Input, External Reference, Headphone Mode




FREQUENCY (Hz) Figure 25.

THD+N vs Frequency HPV_{DD} = 2.5V, P_{OUT} = 25mW, R_L = 16 Ω DAC Input, Internal Reference, Headphone Mode




FREQUENCY (Hz) Figure 22.

THD+N vs Frequency HPV_{DD} = 2.5V, P_{OUT} = 25mW, R_L = 32Ω DAC Input, Internal Reference, Headphone Mode



FREQUENCY (Hz) Figure 24.

THD+N vs Frequency HPV_{DD} = 2.5V, P_{OUT} = 25mW, R_L = 16 Ω DAC Input, External Reference, Headphone Mode



FREQUENCY (Hz)

Figure 26.



10

0.1

0.01


0.001

10


100

(%) N+QH1

Typical Performance Characteristics (continued) THD+N vs Frequency HPV_{DD} = 2.0V, P_{OUT} = 25mW, R_L = 32Ω DAC Input, External Reference, Headphone Mode



FREQUENCY (Hz) Figure 27.




THD+N vs Frequency HPV_{DD} = 2.0V, P_{OUT} = 10mW, R_L = 16 Ω Analog Input, Headphone Mode Ш 11111

10000

100000

FREQUENCY (Hz) Figure 29.



FREQUENCY (Hz) Figure 30.




Figure 31.




Figure 32.

0.1

0.01

0.001



Typical Performance Characteristics (continued)

THD+N vs Output Power $A_V = 12dB$, $R_L = 4\Omega$, f = 1kHzDAC Input, Internal Reference, Speaker Mode V_{DD} 1111111 10 $V_{DD} = 3.6$ (%) N+QH1 ТППП

 $||V_{DD} = 3.0V_{c}||$

0.01

0.1 **OUTPUT POWER (W)**

10

Figure 33.

THD+N vs Output Power $A_V=12 dB,\,R_L=8\Omega,\,f=1 kHz$ DAC Input, Internal Reference, Speaker Mode




Figure 35.

THD+N vs Output Power $A_V = 6dB, R_L = 4\Omega, f = 1kHz$ Analog Input, Speaker Mode




Figure 37.

THD+N vs Output Power $A_V = 12dB$, $R_L = 4\Omega$, f = 1kHzDAC Input, External Reference, Speaker Mode




Figure 34.

THD+N vs Output Power $A_V=12 dB,\,R_L=8\Omega,\,f=1 kHz$ DAC Input, External Reference, Speaker Mode




Figure 36.

THD+N vs Output Power $A_V = 6dB$, $R_L = 8\Omega$, f = 1kHz Analog Input, Speaker Mode




Figure 38.




0.1

0.01

0.001

Typical Performance Characteristics (continued)




0.01

OUTPUT POWER (W)

0.1


Figure 39.

THD+N vs Output Power $A_V=9\text{dB},\,R_L=32\Omega,\,f=1\text{kHz}$ DAC Input, External Reference, Headphone Mode




OUTPUT POWER (W)

Figure 41.




THD+N vs Output Power $A_V = 9$ dB, $R_L = 16\Omega$, f = 1kHz DAC Input, External Reference, Headphone Mode




OUTPUT POWER (W)


Figure 40.

THD+N vs Output Power A_V = 0dB, R_L = 16 Ω , f = 1kHz Analog Input, Headphone Mode



OUTPUT POWER (W) Figure 42.





FREQUENCY (Hz)

Figure 44.








Figure 45.



FREQUENCY (Hz) Figure 46.



FREQUENCY (Hz) Figure 47.





Figure 48.






Figure 50.

Submit Documentation Feedback

Copyright © 2008–2013, Texas Instruments Incorporated








Figure 51.









Figure 52.



Output Power vs Supply Voltage $R_L = 8\Omega$, f = 1kHz, Speaker Mode






Figure 56.







SUPPLY VOLTAGE (V) **Figure 57.**



SUPPLY VOLTAGE (V) **Figure 58.**





FREQUENCY (Hz) Figure 59.




Figure 60.

Output Noise vs Frequency $V_{DD}=2.5V,\,R_L=32\Omega$ DAC Input, Internal Reference, Headphone Mode 20




Figure 61.

Output Noise vs Frequency $HPV_{DD}=2.5V,\,R_L=32\Omega$ Analog Input, Headphone Mode




Figure 62.

Submit Documentation Feedback






Figure 63.




Figure 64.

Copyright © 2008–2013, Texas Instruments Incorporated



APPLICATION INFORMATION

I²C-COMPATIBLE INTERFACE

The LM49450 is controlled through an I²C-compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open collector). The LM49450 and the master can communicate at clock rates up to 400kHz. Figure 65 shows the I²C interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LM49450 is a transmit/receive slave-only device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition (Figure 66). Each data word, register address and register data, transmitted over the bus is 8 bits long as is always followed by and acknowledge pulse (Figure 67). The LM49450 device address is 1111101.




Figure 65. I²C Timing Diagram




Figure 66. START and STOP Diagram



Figure 67. Example I²C Write Cycle

BUS FORMAT

The I²C bus format is shown in Figure 69. The START signal, the transition of SDA from HIGH to LOW while SDA is HIGH, is generated, altering all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the R/\overline{W} bit ($R/\overline{W} = 0$ indicates the master is writing to the LM49450, $R/\overline{W} = 1$ indicates the master wants to read data from the LM49450). The data is latched in on the rising edge of the clock. Each address bit must be stable while SDA is HIGH. After the last address bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM49450 receives the correct address, the device pulls the SDA line low, generating and acknowledge bit (ACK).



Once the master device registers the ACK bit, the 8-bit register address word is sent. Each data bit should be stable while SCL is HIGH. After the 8-bit register address is sent, the LM49450 sends another ACK bit. Following the acknowledgement of the register address, the 8-bit register data word is sent. Each data bit should be stable while SCL is HIGH. After the 8-bit register data is sent, the LM49450 sends another ACK bit. Following the acknowledgement of the register data word, the master issues a STOP bit, allowing SDA to go high while SDA is high.

I²S DATA FORMAT

The LM49450 supports three I²S formats: Normal Mode (Figure 68), Left Justified Mode (Figure 69), and Right Justified Mode (Figure 70). In Normal Mode, the audio data is transmitted MSB first, with the unused bits following the LSB. In Left Justified Mode, the audio data format is similar to the Normal Mode, without the delay between the LSB and the change in I²S_WS. In Right Justified Mode, the audio data MSB is transmitted after a delay of a preset number of bits.




Figure 68. I²S Normal Input Format




Figure 69. I²S Left-Justified Input Format




Figure 70. I²S Right-Justified Input Format



GENERAL AMPLIFIER FUNCTION

Class D Amplifier

The LM49450 features a high-efficiency stereo Class D audio power amplifier that utilizes TI's filterless modulation scheme which reduces external component count, conserves board space and reduces system cost. The Class D outputs transition between V_{DD} and GND with a 300kHz switching frequency. With no signal applied, the outputs switch with a 50% duty cycle, in phase, causing the two outputs to cancel. This cancellation results in no net voltage across the speaker, thus there is no current to the load in the idle state.

With the input signal applied, the duty cycle (pulse width) of the LM49450 outputs changes. For increasing output voltage, the duty cycle of V_LS+ increases while the duty cycle of V_LS- decreases. For decreasing output voltages, the converse occurs. The difference between the two pulse widths yield the differential output voltage.

Fixed Frequency Mode

The LM49450 features two modulation schemes, a fixed frequency mode and a spread spectrum mode. Select the fixed frequency mode by setting the SS bit (B3) in the Mode Control Register (0x00h) to 0. In fixed frequency mode, the speaker amplifier outputs switch at a constant 300kHz. The output spectrum in fixed frequency mode consists of the fundamental and its associated harmonics (see Typical Performance Characteristics).

Spread Spectrum

The logic selectable spread spectrum mode eliminates the need for output filters, ferrite beads or chokes. In spread spectrum mode, the switching frequency varies randomly by 30% about a 300kHz center frequency, reducing the wide-band spectral content, improving EMI emissions radiated by the speaker and associated cables and traces. Where a fixed frequency class D exhibits large amounts of spectral energy at multiples of the switching frequency, the spread spectrum architecture of the LM49450 spreads that energy over a larger bandwidth (see Typical Performance Characteristics). The cycle-to-cycle variation of the switching period does not affect the audio reproduction, efficiency, or PSRR. Set the SS bit (B3) in the Mode Control Register (0x00h) to 1 to select spread spectrum mode.

Headphone Amplifier

The LM49450 headphone amplifiers feature Tl's ground referenced architecture that eliminates the large DC-blocking capacitors required at the outputs of traditional headphone amplifiers. A low-noise inverting charge pump creates a negative supply (HPV_{SS}) from the positive supply voltage (CPV_{DD}). The headphone amplifiers operate from these bipolar supplies, with the amplifier outputs biased about GND, instead of a nominal DC voltage (typically $V_{DD}/2$), like traditional amplifiers. Because there is no DC component to the headphone output signals, the large DC-blocking capacitors (typically 220 μ F) are not necessary, conserving board space and system cost, while improving frequency response.

Power Supplies

The LM49450 uses different power supplies for each portion of the device, allowing for the optimum combination of headroom, power dissipation and noise immunity. The analog input, and gain (volume control) stages for both speaker and headphones are powered from V_{DD} . The speaker output stage is powered from LSV_{DD}. The headphone amplifiers and charge pump are powered from HPV_{DD}. The separate power supplies allow the class D amplifiers to operate from a higher voltage, maximizing headroom, while the headphones operate from a lower voltage, improving power dissipation, as well as minimizing switching noise coupling between the speaker and headphone amplifiers. The digital portion of the device is powered from DV_{DD}, including the 3D processing core and DAC. IOV_{DD} powers the I^2S and I^2C , allowing the LM49450 to interface with lower voltage digital controllers.

TI's 3D Enhancement

The LM49450 digital audio path features TI's 3D enhancement that widens or narrows the perceived soundstage of a stereo audio signal. The 3D enhancement either increases or decreases the apparent stereo channel separation, improving audio reproduction whenever the placement of both left and right speakers is not ideal.



The LM49450 3D function is controlled through the I²C interface. The headphone and speakers have independent 3D controls, allowing each signal path to have its own individual 3D configuration. The LM49450 3D features two effect modes, a narrow effect that decreases the channel separation, making the speakers sound closer together, and a wide effect that makes the speakers sound farther apart. Because the narrow effect mode adds a portion of the left and right signals together, a selectable 6dB attenuation mode is provided to maintain a constant output amplitude when the narrow effect mode is active without changing the volume level. The high pass 3dB roll off frequency, 3D gain (amount channel mixing), and narrow/wide effect selection is done through registers 0x05h (headphone) and 0x06h (speaker. See the Headphone 3D Configuration Register and Headphone 3D Configuration Register sections for more information.

Headphone Sense

The LM49450 features a headphone sense input (HPS) that monitors the headphone jack and configures the device depending on the presence of a headphone. When the HPS pin is low, indicating that a headphone is not present, the LM49450 speaker amplifiers are active and the headphone amplifiers are disabled. When the HPS pin is high, indicating that a headphone is present, the headphone amplifiers are active while the speaker amplifiers are disabled.




Figure 71. HPS Connection

Volume Control

The LM49450 features two separate 32-step volume controls, one for the speaker channels and one for the headphone channels. This allows for the gain of the headphone and speakers to be set independently of each other.

External Reference

The LM49450 can be used with an external reference. Disable the internal reference by setting bit B7 of the Mode Control Register (0x00h) to 1. This allows an external reference voltage to be applied to REF. For proper operation, do not allow the V_{REF} to exceed V_{DD} .



Low Power Shutdown

The LM49450 features an I^2C selectable low power shutdown mode that disables the entire device, reducing quiescent current consumption to $0.05\mu A$ (digital + analog current). Set bit B0 in the mode control register (0x00h) to 0 to disable the device. Set B0 to 1 to enable the device.

I2S CLOCK CONTROL

The LM49450 features the ability to derive multiple clock signals, including the DAC clock, I²S clock and word select clock in master mode, and the charge pump oscillator frequency, from the MCLK input.

DAC Clock Divider (RDIV)

Bits B5-B0 in the CLOCK CONTROL register (0x01h) are the RDIV bits that set the DAC clock divider ratio. The DAC clock derived from MCLK needs to match the DAC sampling rate. For example, with $f_{MCLK}=12.288 MHz$ and a $64*f_S$ oversampling ratio ($f_S=48 kHz$), the DAC requires a 6.144 MHz clock. In this case, set the RDIV ratio to divide by 2. In other instances, there may not be a suitable divider ratio for a given sampling rate and MCLK frequency. In this case, f_{MCLK} may need to be altered. See the Clock Control Register section for more information.

I²S WS Clock Dividers (I²S CLK, WS CLK)

In I²S master mode, the LM49450 I²S CLOCK CONTROL register (0x04h) can be used to set the I²S clock and WS clock frequency. In I²S clock master mode, bits B7-B4 of the I²S CLOCK CONTROL register, the I²S_CLK bits, set the I²S clock divider ratio. The LM49450 derives the I²S clock from DAC clock based on the ratio set by the I²S_CLK bits. The I²S clock is output on I²S_CLK.

In I²S master mode, bits B3 and B2 (I²S_WS) of the I²S CLOCK CONTROL register set the bit length per data word of the I²S WS.

Charge Pump Clock Divider (CPDIV)

The ground referenced headphone amplifiers charge pump derives its clock from MCLK. Bits B7-B0 of the CHARGE PUMP CLOCK register (0x02h) set the charge pump clock divider ratio. See the Charge Pump Clock Register section for more information.

Table 1. CONTROL REGISTERS — Register Map

Register Addess	Register Name	В7	В6	B5	B4	В3	B2	B1	В0
0x00h	MODE CONTROL	EXT_REF	DAC_MO DE_1	DAC_MODE _ 0	COMP	SS	MUTE	LINE_IN	ENABLE
0x01h	CLOCK	DAC_DIT HER_OFF	DAC_DIT HER_ON	RDIV_5	RDIV_4	RDIV_3	RDIV_2	RDIV_1	RDIV_0
0x02h	CHARGE PUMP CLOCK FREQUENCY	CPDIV_7	CPDIV_6	CPDIV_5	CPDIV_4	CPDIV_3	CPDIV_2	CPDIV_1	CPDIV_0
0x03h	I2S MODE	RESERVE D	I2S_WRD _2	I2S_WRD_1	I2S_WRD_ 0	I2S STEREO _REVERSE	I ² S_WOR D _ORDER	I ² S_MODE_ 1_	I ² S_MODE _0
0x04h	I ² S CLOCK	I2S_CLK_ 3	I2S_CLK_ 2	I2S_CLK_1	I2S_CLK_0	I2S_WS_1	I2S_WS_0	I2S_WS_M S	I2S_CLK_ MS
0x05h	HEADPHONE 3D CONTROL	RESERVE D	HP_3DAT TN	HP_3DFREQ _1	HP_3DFRE Q_0	HP_3D_GAI N_1	HP_3D_G AIN_0	HP_3D_MO DE	HP_3DEN
0x06h	SPEAKER 3D CONTROL	RESERVE D	LS_3DAT TN	LS_3DFREQ _1	LS_3DFRE Q_0	LS_3DGAIN _1	LS_3DGAI N_0	LS_3D_MO DE	LS_3DEN
0x07h	HEADPHONE VOLUME CONTROL	RESERVE D	RESERVE D	RESERVED	HP4	HP3	HP2	HP1	HP0
0x08h	SPEAKER VOLUME CONTROL	RESERVE D	RESERVE D	RESERVED	LS4	LS3	LS2	LS1	LS0
0x09h	CMP_0_LSB	C0_7	C0_6	C0_5	C0_4	C0_3	C0_2	C0_1	C0_0



Table 1. CONTROL REGISTERS — Register Map (continued)

Register Addess	Register Name	В7	В6	B5	B4	В3	B2	B1	В0
0x0Ah	CMP_0_MSB	C0_15	C0_14	C0_13	C0_12	C0_111	C0_10	C0_09	C0_08
0x0Bh	CMP_1_LSB	C1_7	C1_6	C1_5	C1_4	C1_3	C1_2	C1_1	C1_0
0x0Ch	CMP_1_MSB	C1_15	C1_14	C1_13	C1_12	C1_11	C1_10	C1_09	C1_08
0x0Dh	CMP_2_LSB	C2_7	C2_6	C2_5	C2_4	C2_3	C2_2	C2_1	C2_0
0x0Eh	CMP_2_MSB	C2_15	C2_14	C2_13	C2_12	C2_11	C2_10	C2_09	C2_08

MODE CONTROL REGISTER (0x00h)

Default value is 0x00h.

Table 2. Mode Control Register

5.4			D. 1.4		
Bit	Name	Value		Description	
			0	Internal reference selected	
B7	EXT_REF	1		External reference selected. See External Reference section.	
		B6	B5	Select DAC over sampling Rate	
		0	0	125	
B6:B5	DAC_MODE_1 (B6) DAC_MODE_0 (B5)	0	1	128	
	B/(0_I/I/OBE_0 (B0)	1	0	64	
		1	1	32	
		0		Default DAC compensation filter selected	
B4	COMP	1		Programmable DAC compensation filter selected. See DAC Compensation Filter section.	
DO.	00		0	Fixed frequency oscillator selected	
B3	SS	1		Spread spectrum oscillator selected	
B2	MUTE		0	Un-mute device	
B2	IVIUTE	1		Mute device	
DO.	ENIADLE	0		Device shutdown. Default state during a POR event	
В0	ENABLE	1		Device enabled.	

CLOCK CONTROL REGISTER (0x01h)

Default value is 0x00h.

Table 3. Clock Control Register

Bit	Name	Value			Description
D7	DAC DITUED OFF	0			Default DAC state
B7 DAC_DITHER_OFF	1			Permanently disables DAC dither	
DC	DAC DITUED ON	0			Default DAC state
B6	DAC_DITHER_ON	1			Permanently enables DAC dither



Table 3. Clock Control Register (continued)

Bit	Name	Value					Description	
		B5	B4	В3	B2	B1	В0	Sets MCLK divider ratio
		0	0	0	0	0	0	Bypass divider
		0	0	0	0	0	1	1
	RDIV_5 (B5)	0	0	0	0	1	0	1.5
	RDIV_4 (B4)	0	0	0	0	1	1	2
B5:B0	RDIV_3 (B3) RDIV_2 (B2)	0	0	0	1	0	0	2.5
	RDIV_1 (B1)	0	0	0	1	0	1	5
	RDIV_0 (B0)				ТО		In 0.5 increments	
		1	1	1	1	0	1	31
		1	1	1	1	1	0	31.5
		1	1	1	1	1	1	32

CLK NETWORK




Figure 72. CLK Network Diagram

LM49450 Clock Structure

The MCLK input is first divided by the R divider to product the clock at point B; this is then decoded according to the DAC_MODE to produce a signal which goes to both the DAC digital and the I2S interface, and a signal which goes to the DAC analog.

This table describes the relationship between the clocks, for each of the four possible DAC modes in terms of audio input sampling frequency fs.

Table 4. Relationship between clocks for each of the four DAC modes

DAC MODE	Description					
	OSR	CLK at B	DAC Digital CLK	DAC Analog CLK		
00	125	250fs	250fs	125fs		
01	128	256fs	128fs	128fs		
10	64	128fs	128fs	64fs		
11	32	128fs	128fs	32fs		



Common Clock Settings for the DAC

In DAC_MODE 0, the DAC has an oversampling rate (OSR) of 125 but requires a 250xfs clock at point B. This allows a simple clocking solution as it will work from 12.000MHz (common in most systems with Bluetooth or USB) at 48kHz exactly. In the other DAC modes, the DAC requires a conventional 2^Nxfs clock for conversation. The following table describes the clock required at point B for various clock sample rates in the different DAC modes:

Table 5. Common DAC Clock Frequencies

Sample Rate		Clock Requir	ed at B (MHz)	
	DAC MODE = 2b00 (OSR = 125fs, Clock Required = 250fs)	DAC MODE = 2b01 (OSR = 128fs, Clock Required = 256fs)	DAC MODE = 2b10 (OSR = 64fs, Clock Required = 128fs)	DAC MODE = 2b11 (OSR = 32fs, Clock Required = 128fs)
8	2	2.048	_	_
11.025	2.75625	2.8224	_	_
12	3	3.072	_	_
16	4	4.096	_	_
22.05	5.5125	5.6448	_	_
24	6	6.144	_	_
32	8	8.192	_	_
44.1	11.025	11.2896	_	_
48	_	12.288	_	_
88.2	_	_	11.2896	_
96	_	_	12.288	_
176.4	_	_	_	22.5792
192	_	_	_	24.576

CHARGE PUMP CLOCK REGISTER (0x02h)

The charge pump clock register sets the charge pump frequency derived from MCLK when the LM49450 is in DAC mode. Default value is for register 02h is 0x49h.

Table 6. Charge Pump Clock Register

Bit	Name				Va	lue				Description
	CPDIV_7(B	В7	В6	B5	B4	В3	B2	B1	B0	Sets charge pump oscillator frequency in DAC mode (derived from MCLK).
	CPDIV_6 (B6)	0	0	0	0	0	0	0	0	Bypass divider
	CPDIV_5	0	0	0	0	0	0	0	1	1
	(B5) CPDIV 4	0	0	0	0	0	0	1	0	1.5
B7:B0	(B4)	0	0	0	0	0	0	1	1	2
	CPDIV_3 (B3)	0	0	0	0	0	1	0	0	2.5
	CPDIV_2	0	0	0	0	0	1	0	1	3
	(B2) CPDIV 1			Т	O					In 0.5 increments
	(B1)	1	1	1	1	1	1	0	1	127
	CPDIV_0 (B0)	1	1	1	1	1	1	1	0	127.5
	(50)	1	1	1	1	1	1	1	1	128

CP DIV REGISTER

LM49450 Clock Structure

This register is used to control the charge pump clock when the register field LINE_IN_ENABLE is low i.e. DAC mode. When the register field LINE_IN_ENABLE is high, the Clocks module is held in reset and as a result no CP_CLOCK_C is produced.



Table 7. CP_DIV Default Value 0x49h

Bits	Field	Description		
7:0	CP_DIV	Programs the CP divider (devides from an expected 12.000MH input).		
		CP_DIV	Divide Value	
		0	Bypass	
		1	1	
		2	1.5	
		3	2	
		4	2.5	
		5 to 253	3 to 127	
		254	127.5	
		255	128	

Examples of CP_DIV Values one might use for various sample rates and DAC modes

Table 8. Typical CP_DIV Values for DAC Mode 00

MCLK (MHZ)	CP_DIV	Nominal Frequency (Hz)
2	11	333333
2.75625	16	324265
3	17	333333
4	23	333333
5.5125	33	324264
6	36	324324
8	48	326530
11.025	67	324265
12	73	324324

Table 9. Typical CP_DIV Values for DAC Mode 01

MCLK (MHZ)	CP_DIV	Nominal Frequency (Hz)
2.048	11	341333
2.8224	17	313600
3.072	18	323368
4.096	24	327680
5.6448	33	332047
6.144	37	323368
8.192	49	327680
11.2896	68	327234
12.288	75	323368

Table 10. Typical CP_DIV Values for DAC Mode 10

MCLK (MHZ)	CP_DIV	Nominal Frequency (Hz)
11.2896	68	327234
12.288	75	323368

Table 11. Typical CP_DIV Values for DAC Mode 11

MCLK (MHZ)	CP_DIV	Nominal Frequency (Hz)
22.5792	138	324881
24.576	150	325510



I²S MODE CONTROL REGISTER (0x03h)

Default value is 0x00h.

Table 12. I²S Mode Control Register

Bit	Name		Value		Description
B7	RESERVED		Х		Unused
		В6	B5	B4	Sets I ² S word size in Right Justified Mode
		0	0	0	16
		0	0	1	18
	I2S_WRD_2 (B6)	0	1	0	20
B6:B4	I2S_WRD_1 (B5)	0	1	1	22
	I2S_WRD_0 (B5)	1	0	0	24
		1	0	1	25
		1	1	0	26
		1	1	1	32
Do	I2S STEREO		0		Normal mode. Left channel data goes to left channel output Right channel data goes to right channel output.
В3	_REVERSE	1			Reverse mode. Left channel data goes to right channel output Right channel data goes to left channel output
Do	I2S_WORD_ORDE		0		Normal mode. I ² S_WS = 0 indicates left channel audio I ² S_WS = 1 indicates right channel audio
B2	R	1			Reverse mode. I ² S_WS = 0 indicates right channel audio I ² S_WS = 1 indicates left channel audio.
		B1	В)	Sets I ² S operating mode
		0	0		Normal Mode
B1:B0	I2S_MODE_1 (B1) I2S_MODE_0 (B0)	0	1		Left Justified Mode
	.23_WODL_0 (B0)	1	0		Right Justified Mode
		1	1		Unused



I²S CLOCK REGISTER (0x04h)

Default value is 0x00h.

Table 13. I²S Clock Register

Bit	Name		V	alue		Descri	iption	
		В7	B6	B5	B4	Sets divider ratio to derive the I ² S cl master mode	ock from the divided MCLK in I ² S	
						DIVIDE BY	RATIO	
		0	0	0	0	1		
		0	0	0	1	2	_	
		0	0	1	0	4	_	
		0	1	1	1	6	_	
	I2S_CLK_3 (B7)	0	0	0	0	8	_	
	12S_CLK_2	0	0	1	1	10	_	
B7:B4	(B6) I2S_CLK_1	0	1	0	0	16	_	
	(B5)	0	1	1	1	20	_	
	I2S_CLK_0	1	0	0	0	2.5	2.5	
	(B4)	1	0	0	1	3	1:3	
		1	0	1	0	3.90625	32:125	
		1	0	1	1	5	1:5	
		1	1	0	0	7.8125	16:125	
		1	1	0	1	_		
		1	1	1	0	_	_	
		1	1	1	1	_	_	
		I	B3	E	32	Determines the bit length per data word of I ² S_WS in I ² S master mod		
	I2S_WS_1		0		0	16		
B3:B2	(B3) I2S_WS_0(0		1	25		
	B2)		1		0	32		
			1		1	_		
B1	12S_WS_M	0				I ² S WS slave mode. The LM49450 drives the I ² S WS signal from the I2S_WS line.		
ы	s		1			I ² S WS master mode. The LM49450 generates the I2S WS signal. I2S_WS line is driven by the LM49450		
DO.	I2S_CLK_M			0		I ² S clock slave mode. The LM49450 I2S_CLK line.		
В0	s	1				I ² S clock master mode. The LM49450 generates the I ² S clock signal. I2S_CLK line is driven by the LM49450.		

HEADPHONE 3D CONFIGURATION REGISTER (0x05h)

Default value is 0x00h.

Table 14. Headphone 3D Configuration Register

Bit	Name	Value	Description
B7	RESERVED	X	UNUSED
De	HP_3DATTN	0	No Attenuation
B6		1	Output signals are attenuated by 6dB



Table 14. Headphone 3D Configuration Register (continued)

Bit	Name	Va	alue	Description
		B5	B4	Sets 3D high pass filter -3dB (roll-off) frequency
		0	0	0
B5:B4	HP_3DFREQ_1 (B5) HP_3DFREQ_0 (B4)	0	1	300Hz
	111 _0D1 1(LQ_0 (D4)	1	0	600Hz
		1	1	900Hz
	HP_3DFREQ_1 (B3) HP_3DFREQ_0 (B2)	В3	B2	Sets the 3D mix level, ie the amount of the left channel signal that appears on the right channel and visa versa.
		0	0	25%
B3:B2		0	1	37.5%
		1	0	50%
		1	1	75%
B1	LID 2D	0		Narrow 3D effect
ы	HP_3D		1	Wide 3D effect
В0	UD SDEN	0		Headphone 3D disabled
ВО	HP_3DEN	1		Headphone 3D enabled

LOUDSPEAKER 3D CONFIGURATION REGISTER (0x06h)

Default value is 0x00h.

Table 15. Loudspeaker 3D Configuration Register

Bit	Name	Value		Description
В7	RESERVED	X		UNUSED
B6	LS 3DATTN		0	No Attenuation
БО	LO_SDATTN		1	Output signals are attenuated by 6dB
		B5	B4	Sets 3D high pass filter -3dB (roll-off) frequency
		0	0	0
B5:B4	LS_3DFREQ_1 (B5) LS_3DFREQ_0 (B4)	0	1	300Hz
	E0_351 NEQ_0 (54)	1	0	600Hz
		1	1	900Hz
	LS_3DFREQ_1 (B3) LS_3DFREQ_0 (B2)	В3	B2	Sets the 3D mix level, ie the amount of the left channel signal that appears on the right channel and visa versa.
		0	0	25%
B3:B2		0	1	37.5%
		1	0	50%
		1	0	75%
B1	LID OD	-		Narrow 3D effect
BI	HP_3D			Wide 3D effect
В0	LID 2DEN	0		Loudspeaker 3D disabled
В0	HP_3DEN		1	Loudspeaker 3D enabled



HEADPHONE VOLUME CONTROL REGISTER (0x07h)

Default value is 0x00h.

Table 16. Headphone Volume Control Register

Bit	Name	Value	Description
B7:B5	RESERVED	X	UNUSED
B4:B0	HP4 (B4) HP3 (B3) HP2 (B2) HP1 (B1) HP0 (B0)	See Headphone Volume Control Table	Controls gain/attenuation of the audio signal in the headphone path.

VOLUME STEP	HP4	HP3	HP2	HP1	HP0	HP GAIN (dB)
1	0	0	0	0	0	-59
2	0	0	0	0	1	-48
3	0	0	0	1	0	-40.5
4	0	0	0	1	1	-34.5
5	0	0	1	0	0	-30
6	0	0	1	0	1	-27
7	0	0	1	1	0	-24
8	0	0	1	1	1	-21
9	0	1	0	0	0	-18
10	0	1	0	0	1	-15
11	0	1	0	1	0	-13.5
12	0	1	0	1	1	-12
13	0	1	1	0	0	-10.5
14	0	1	1	0	1	-9
15	0	1	1	1	0	-7.5
16	0	1	1	1	1	-6
17	1	0	0	0	0	-4.5
18	1	0	0	0	1	-3
19	1	0	0	1	0	-1.5
20	1	0	0	1	1	0
21	1	0	1	0	0	1.5
22	1	0	1	0	1	3
23	1	0	1	1	0	4.5
24	1	0	1	1	1	6
25	1	1	0	0	0	7.5
26	1	1	0	0	1	9
27	1	1	0	1	0	10.5
28	1	1	0	1	1	12
29	1	1	1	0	0	13.5
30	1	1	1	0	1	15
31	1	1	1	1	0	16.5
32	1	1	1	1	1	18



LOUDSPEAKER VOLUME CONTROL REGISTER (0x08h)

Default value is 0x00h.

Table 17. Loudspeaker Volume Control Register

Bit	Name	Value	Description
B7:B5	RESERVED	X	UNUSED
B4:B0	LS4 (B4) LS3 (B3) LS2 (B2) LS1 (B1) LS0 (B0)	See Headphone Volume Control Table	Controls gain/attenuation of the audio signal in the loudspeaker path.

VOLUME STEP	LS4	LS3	LS2	LS1	LS0	LS GAIN (dB)
1	0	0	0	0	0	-53
2	0	0	0	0	1	-42
3	0	0	0	1	0	-34.5
4	0	0	0	1	1	-28.5
5	0	0	1	0	0	-24
6	0	0	1	0	1	-21
7	0	0	1	1	0	-18
8	0	0	1	1	1	-15
9	0	1	0	0	0	-12
10	0	1	0	0	1	-9
11	0	1	0	1	0	-7.5
12	0	1	0	1	1	-6
13	0	1	1	0	0	-4.5
14	0	1	1	0	1	-3
15	0	1	1	1	0	-1.5
16	0	1	1	1	1	0
17	1	0	0	0	0	1.5
18	1	0	0	0	1	3
19	1	0	0	1	0	4.5
20	1	0	0	1	1	6
21	1	0	1	0	0	7.5
22	1	0	1	0	1	9
23	1	0	1	1	0	10.5
24	1	0	1	1	1	12
25	1	1	0	0	0	13.5
26	1	1	0	0	1	15
27	1	1	0	1	0	16.5
28	1	1	0	1	1	18
29	1	1	1	0	0	19.5
30	1	1	1	0	1	21
31	1	1	1	1	0	22.5
32	1	1	1	1	1	24



DAC COMPENSATION FILTER REGISTERS (0x09h to 0x0Eh)

DAC Compensation Filter

The LM49450 DAC features a 5 band FIR filter that can be used as an equalizer for the digital audio path. Registers 0x09h, 0x0Ah, 0x0Bh, 0x0Ch, 0x0Dh, and 0x0Eh provide an 8-bit control for each individual FIR filter.

EXTERNAL COMPONENT SELECTION

The LM49450 uses different supplies for each portion of the device, allowing for the optimum combination of headroom, power dissipation and noise immunity. The speaker amplifier gain stage is powered from V_{DD} , while the output stage is powered from LSV_{DD}. The headphone amplifiers, input amplifiers and volume control stages are powered from HPV_{DD}. The separate power supplies allow the speakers to operate from a higher voltage for maximum headroom, while the headphones operate from a lower voltage, improving power dissipation. HPV_{DD} may be driven by a linear regulator to further improve performance in noisy environments. The I^2 C portion if powered from I^2 CV_{DD}, allowing the I^2 C portion of the LM49450 to interface with lower voltage digital controllers.

PROPER SELECTION OF EXTERNAL COMPONENTS

Power Supply Bypassing and Filtering

Proper power supply bypassing is critical for low noise performance and high PSRR. Place the supply bypass capacitors as close to the device as possible. Typical applications employ a voltage regulator with 10µF and 0.1µF bypass capacitors that increase supply stability. These capacitors do not eliminate the need for bypassing of the LM49450 supply pins. A 1µF ceramic capacitor placed close to each supply pin is recommended.

Bypass Capacitor Selection

The LM49450 internally generates a $V_{DD}/2$ common-mode bias voltage. The BYPASS capacitor CBYPASS, improves PSRR and THD+N by reducing noise at the BYPASS node. Use a $2.2\mu F$ ceramic placed as close to the device as possible.

REF Capacitor Selection

The LM49450 generates an internal low noise reference voltage used by the DAC. For best THD+N performance, bypass REF with 10µF and 0.1µF ceramic capacitors.

Charge Pump Capacitor Selection

Use low ESR ceramic capacitors (less than $100m\Omega$) for optimum performance.

Charge Pump Flying Capacitor (C1)

The flying capacitor (C1) affects the load regulation and output impedance of the charge pump. A C1 value that is too low results in a loss of current drive, leading to a loss of amplifier headroom. A higher valued C1 improves load regulation and lowers charge pump output impedance to an extent. Above $2.2\mu F$, the $R_{DS(ON)}$ of the charge pump switches and the ESR of C1 and C2 dominate the output impedance. A lower value capacitor can be used in systems where low maximum output power requirements.

Charge Pump Hold Capacitor (C2)

The value and ESR of the hold capacitor (C2) directly affects the ripple on CPV_{SS}. Increasing the value of C2 reduces output ripple. Decreasing the ESR of C2 reduces both output ripple and charge pump output impedance. A lower value capacitor can be used in systems where low maximum output power requirements.

Input Capacitor Selection

The LM49450 analog inputs require input coupling capacitors. Input capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of the audio source and the bias voltage of the LM49450. The input capacitors create a high-pass filter with the input resistors $R_{\rm IN}$. The -3dB point of the high pass filter is found using Equation 1 below.



 $f = 1 / 2\pi R_{IN}C_{IN}$

where

• the value of R_{IN} is typically $20k\Omega$

(1)

The input capacitors can also be used to remove low frequency content from the audio signal. Small speakers cannot reproduce, and may even be damaged by low frequencies. High pass filtering the audio signal helps protect the speakers. When the LM49450 is using a single-ended source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance matching and improved CMRR and PSRR.

PCB Layout Guidelines

Minimize trace impedance of the power, ground and all output traces for optimum performance. Voltage loss due to trace resistance between the LM49450 and the load results in decreased output power and efficiency. Trace resistance between the power supply and ground has the same effect as a poorly regulated supply, increased ripple and reduced peak output power. Use wide traces for power supply inputs and amplifier outputs to minimize losses due to trace resistance, as well as route heat away from the device. Proper grounding improves audio performance, minimizes crosstalk between channels and prevents switching noise from interfering with the audio signal. Use of power and ground planes is recommended.

Place all digital components and route digital signal traces as far as possible from analog components and traces. Do not run digital and analog traces in parallel on the same PCB layer. If digital and analog signal lines must cross either over or under each other, ensure that they cross in a perpendicular fashion.

Exposed DAP Mounting Considerations

The LM49450 WQFN package features an exposed die-attach (thermal) pad on its backside. The exposed pad provides a direct heat conduction path from the die to the PCB, reducing the thermal resistance of the package. Connect the exposed pad to GND with a large pad and via to a large GND plane on the bottom of the PCB for best heat distribution.

Revision Table

Rev	Date	Description
1.0	12/18/07	Initial release.
1.01	09/26/08	Corrected the package drawing.
1.02	08/04/11	On Table 5 (Common DAC Clock, col DAC MODE = 2b01 sample 8), changed 2.084 to 2.048.
D	05/03/13	Changed layout of National Data Sheet to TI format.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM49450SQ/NOPB	ACTIVE	WQFN	RTV	32	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 85	L49450	Samples
LM49450SQX/NOPB	ACTIVE	WQFN	RTV	32	4500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 85	L49450	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Oct-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
I	LM49450SQ/NOPB	WQFN	RTV	32	1000	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1
I	LM49450SQX/NOPB	WQFN	RTV	32	4500	330.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1

www.ti.com 11-Oct-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM49450SQ/NOPB	WQFN	RTV	32	1000	210.0	185.0	35.0
LM49450SQX/NOPB	WQFN	RTV	32	4500	367.0	367.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated