

LME49721 High-Performance, High-Fidelity Rail-to-Rail Input/Output Audio Operational Amplifier

Check for Samples: LME49721

FEATURES

- Rail-to-Rail Input and Output
- Easily Drives 10kΩ Loads to Within 10mV of Each Power Supply Voltage
- Optimized for Superior Audio Signal Fidelity
- Output Short Circuit Protection

APPLICATIONS

- Ultra High-Quality Portable Audio Amplification
- · High-Fidelity Preamplifiers
- · High-Fidelity Multimedia
- State-of-the-Art Phono Pre Amps
- High-Performance Professional Audio
- High-Fidelity Equalization and Crossover Networks
- High-Performance Line Drivers
- High-Performance Line Receivers
- High-Fidelity Active Filters
- DAC I–V Converter
- ADC Front-End Signal Conditioning

KEY SPECIFICATIONS

- Power Supply Voltage Range: 2.2V to 5.5V
- Quiescent Current: 2.15mA (typ)
- THD+N ($A_V = 2$, $V_{OUT} = 4V_{p-p}$, $f_{IN} = 1$ kHz)
 - $R_L = 2k\Omega$: 0.00008% (typ) - $R_L = 600\Omega$: 0.0001% (typ)
- Input Noise Density: 4nV/√Hz (typ), @ 1kHz
- Slew Rate: ±8.5V/µs (typ)
- Gain Bandwidth Product: 20MHz (typ)
- Open Loop Gain ($R_L = 600\Omega$): 118dB (typ)
- Input Bias Current: 40fA (typ)Input Offset Voltage: 0.3mV (typ)
- PSRR: 103dB (typ)

DESCRIPTION

The LME49721 is a low-distortion, low-noise Rail-to-Rail Input/Output operational amplifier optimized and fully specified for high-performance, high-fidelity applications. Combining advanced leading-edge technology with state-of-the-art circuit process design, the LME49721 Rail-to-Rail Input/Output operational amplifier delivers superior amplification for outstanding performance. The LME49721 combines a very high slew rate with low THD+N to easily satisfy demanding applications. To ensure that the most challenging loads are driven without compromise, the LME49721 has a high slew rate of ±8.5V/µs and an output current capability of ±9.7mA. Further, dynamic range is maximized by an output stage that drives 10kΩ loads to within 10mV of either power supply voltage.


The LME49721 has a wide supply range of 2.2V to 5.5V. Over this supply range the LME49721's input circuitry maintains excellent common-mode and power supply rejection, as well as maintaining its low input bias current. The LME49721 is unity gain stable.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TYPICAL CONNECTION AND PINOUT








Figure 2. 8-Pin SOIC (D Package)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS(1)(2)(3)

Power Supply Voltage (V _S = V ⁺ - V ⁻)	6V
Storage Temperature	−65°C to 150°C
Input Voltage	(V-) - 0.7V to (V+) + 0.7V
Output Short Circuit ⁽⁴⁾	Continuous
Power Dissipation	Internally Limited
ESD Rating ⁽⁵⁾	2000V
ESD Rating ⁽⁶⁾	200V
Junction Temperature	150°C
Thermal Resistance, θ _{JA} (SOIC)	165°C/W
Temperature Range, T _{MIN} ≤ T _A ≤ T _{MAX}	-40°C ≤ T _A ≤ 85°C
Supply Voltage Range	$2.2V \le V_S \le 5.5V$

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified
- (2) The Electrical Characteristics table lists ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature, T_A. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX} T_A) / θ_{JA} or the number given in Absolute Maximum Ratings, whichever is lower.
- (5) Human body model, applicable std. JESD22-A114C.
- (6) Machine model, applicable std. JESD22-A115-A.



ELECTRICAL CHARACTERISTICS FOR THE LME49721

The following specifications apply for the circuit shown in Figure 1. $V_S = 5V$, $R_L = 10k\Omega$, $R_{SOURCE} = 10\Omega$, $f_{IN} = 1kHz$, and $T_A = 25^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions	LME	Units	
Cymbol	1 didileter	Conditions	Typical ⁽¹⁾	Limit ⁽²⁾	(Limits)
THD+N	Total Harmonic Distortion + Noise	$\label{eq:local_control_control} \begin{split} A_V &= +1, \ V_{OUT} = 2V_{p\text{-}p}, \\ R_L &= 2k\Omega \\ R_L &= 600\Omega \end{split}$	0.0002 0.0002	0.001	% (max)
IMD	Intermodulation Distortion	$A_V = +1$, $V_{OUT} = 2V_{p-p}$, Two-tone, 60Hz & 7kHz 4:1	0.0004		%
GBWP	Gain Bandwidth Product		20	15	MHz (min)
SR	Slew Rate	A _V = +1	8.5		V/µs (min)
FPBW	Full Power Bandwidth	V _{OUT} = 1V _{P-P} , –3dB referenced to output magnitude at f = 1kHz	2.2		MHz
t _s	Settling time	A _V = 1, 4V step 0.1% error range	800		ns
_	Equivalent Input Noise Voltage	f _{BW} = 20Hz to 20kHz, A-weighted	.707	1.13	μV _{P-P} (max)
e _n	Equivalent Input Noise Density	f = 1kHz A-weighted	4	6	nV / √Hz (max)
In	Current Noise Density	f = 10kHz	4.0		fA / √Hz
Vos	Offset Voltage		0.3	1.5	mV (max)
ΔV _{OS} /ΔTemp	Average Input Offset Voltage Drift vs Temperature	40°C ≤ T _A ≤ 85°C	1.1		μV/°C
PSRR	Average Input Offset Voltage Shift vs Power Supply Voltage		103	85	dB (min)
ISO _{CH-CH}	Channel-to-Channel Isolation	f _{IN} = 1kHz	117		dB
I _B	Input Bias Current	$V_{CM} = V_S/2$	40		fA
ΔI _{OS} /ΔTemp	Input Bias Current Drift vs Temperature	-40°C ≤ T _A ≤ 85°C	48		fA/°C
Ios	Input Offset Current	$V_{CM} = V_S/2$	60		fA
V _{IN-CM}	Common-Mode Input Voltage Range			(V+) - 0.1 (V-) + 0.1	V (min)
CMRR	Common-Mode Rejection	V _{SS} - 100mV < V _{CM} < V _{DD} + 100mV	93	70	dB (min)
	1/f Corner Frequency		2000		Hz
		V_{SS} - 200mV < V_{OUT} < V_{DD} + 200mV		•	·
^	Open Lean Veltage Cain	$R_L = 600\Omega$	118	100	dB (min)
A _{VOL}	Open Loop Voltage Gain	$R_L = 2k\Omega$	122		dB (min)
		$R_L = 10k\Omega$	130	115	dB (min)
		B 6000	$V_{DD} - 30 mV$	$V_{DD} - 80 \text{mV}$	V (min)
V _{OUTMIN}	Outrot Valta na Cuina	$R_L = 600\Omega$	V _{SS} + 30mV	V _{SS} + 80mV	V (min)
	Output Voltage Swing	B 40k0 V 5 0V	V _{DD} – 10mV	V _{DD} – 20mV	V (min)
		$R_L = 10k\Omega$, $V_S = 5.0V$	V _{SS} + 10mV	V _{SS} + 20mV	V (min)
I _{OUT}	Output Current	$R_L = 250\Omega, V_S = 5.0V$	9.7	9.3	mA (min)
I _{OUT-SC}	Short Circuit Current		100		mA
R _{OUT}	Output Impedance	f _{IN} = 10kHz Closed-Loop Open-Loop	0.01 46		Ω
I _S	Quiescent Current per Amplifier	I _{OUT} = 0mA	2.15	3.25	mA (max)

⁽¹⁾ Typical values represent most likely parametric norms at $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.

Product Folder Links: LME49721

⁽²⁾ Datasheet min/max specification limits are ensured by test or statistical analysis.



TYPICAL PERFORMANCE CHARACTERISTICS

Graphs were taken in dual supply configuration.




Figure 3.




Figure 5.




Figure 7.




Figure 4.




Figure 6.




Figure 8.



Graphs were taken in dual supply configuration.




Figure 9.





Figure 11.






Figure 10.




Figure 12.




Figure 14.



Graphs were taken in dual supply configuration.




Figure 15.





Figure 17.






Figure 16.






Figure 18.





Graphs were taken in dual supply configuration.



OUTPUT VOLTAGE (V) Figure 21.









Figure 23.







OUTPUT VOLTAGE (V)

Figure 22.





OUTPUT VOLTAGE (V) Figure 24.






Figure 26.



Graphs were taken in dual supply configuration.




Figure 27.





Figure 29.






Figure 28.




Figure 30.




Figure 32.



Graphs were taken in dual supply configuration.




Figure 33.





Figure 35.






Figure 34.




Figure 36.





Figure 38.



Graphs were taken in dual supply configuration.









Figure 41.






Figure 40.




Figure 42.





Figure 44.



Graphs were taken in dual supply configuration.









Figure 47.



 $\begin{array}{c} \text{PSRR vs Frequency} \\ \text{V}_{\text{S}} = \pm 2.5 \text{V} \\ \text{V}_{\text{RIPPLE}} = 200 \text{mV}_{\text{P-P}} \\ \text{R}_{\text{L}} = 10 \text{k}\Omega \end{array}$ -20 -40 PSRR (dB) -60 -80 -100 -120

FREQUENCY (Hz) Figure 46.

1000

10000

100000

-140

10

100




Figure 48.






Figure 50.




Graphs were taken in dual supply configuration.



FREQUENCY (Hz) Figure 51.





FREQUENCY (Hz) Figure 53.






Figure 55.

CMRR vs Frequency $V_S = \pm 1.5V$ $R_L = 10k\Omega$ +0



FREQUENCY (Hz) Figure 52.



FREQUENCY (Hz) Figure 54.




Figure 56.



Graphs were taken in dual supply configuration.





Figure 57.







Figure 59.






Figure 60.

Output Voltage Swing Neg vs Power Supply $R_L = 10k\Omega$




Figure 61.

Output Voltage Swing Neg vs Power Supply R_L = 600Ω




Figure 62.



Graphs were taken in dual supply configuration.

Output Voltage Swing Pos vs Power Supply $R_L = 2k\Omega$




Figure 63.

Output Voltage Swing Pos vs Power Supply $R_L = 600\Omega$





Figure 65.

Supply Current per amplifier vs Power Supply R_L = 10k Ω , Dual Supply



Output Voltage Swing Pos vs Power Supply $R_L = 10k\Omega$




Figure 64.

Supply Current per amplifier vs Power Supply $R_L = 2k\Omega$, Dual Supply




Figure 66.




Figure 68.



APPLICATION INFORMATION

DISTORTION MEASUREMENTS

The vanishingly low residual distortion produced by LME49721 is below the capabilities of all commercially available equipment. This makes distortion measurements just slightly more difficult than simply connecting a distortion meter to the amplifier's inputs and outputs. The solution. however, is quite simple: an additional resistor. Adding this resistor extends the resolution of the distortion measurement equipment.

The LME49721's low residual is an input referred internal error. As shown in Figure 69, adding the 10Ω resistor connected between a the amplifier's inverting and non-inverting inputs changes the amplifier's noise gain. The result is that the error signal (distortion) is amplified by a factor of 101. Although the amplifier's closed-loop gain is unaltered, the feedback available to correct distortion errors is reduced by 101. To ensure minimum effects on distortion measurements, keep the value of R1 low as shown in Figure 69.

This technique is verified by duplicating the measurements with high closed-loop gain and/or making the measurements at high frequencies. Doing so, produces distortion components that are within equipments capabilities. This datasheet's THD+N and IMD values were generated using the above described circuit connected to an Audio Precision System Two Cascade.




Figure 69. THD+N and IMD Distortion Test Circuit with $A_V = 2$

OPERATING RATINGS AND BASIC DESIGN GUIDELINES

The LME49721 has a supply voltage range from +2.2V to +5.5V single supply or ±1.1 to ±2.75V dual supply.

Bypassed capacitors for the supplies should be placed as close to the amplifier as possible. This will help minimize any inductance between the power supply and the supply pins. In addition to a $10\mu F$ capacitor, a $0.1\mu F$ capacitor is also recommended in CMOS amplifiers.

The amplifier's inputs lead lengths should also be as short as possible. If the op amp does not have a bypass capacitor, it may oscillate.

BASIC AMPLIFIER CONFIGURATIONS

The LME49721 may be operated with either a single supply or dual supplies. Figure 70 shows the typical connection for a single supply inverting amplifier. The output voltage for a single supply amplifier will be centered around the common-mode voltage Vcm. Note: the voltage applied to the Vcm insures the output stays above ground. Typically, the Vcm should be equal to $V_{DD}/2$. This is done by putting a resistor divider ckt at this node, see Figure 70.

Product Folder Links: LME49721






Figure 70. Single-Supply Inverting Op Amp

Figure 71 shows the typical connection for a dual supply inverting amplifier. The output voltage is centered on zero.




Figure 71. Dual-Supply Inverting Op Amp

Figure 72 shows the typical connection for the Buffer Amplifier or also called a Voltage Follower. A Buffer Amplifier can be used to solve impedance matching problems, to reduce power consumption in the source, or to drive heavy loads. The input impedance of the op amp is very high. Therefore, the input of the op amp does not load down the source. The output impedance on the other hand is very low. It allows the load to either supply or absorb energy to a circuit while a secondary voltage source dissipates energy from a circuit. The Buffer is a unity stable amplifier, 1V/V. Although the feedback loop is tied from the output of the amplifier to the inverting input, the gain is still positive. Note: if a positive feedback is used, the amplifier will most likely drive to either rail at the output.





Figure 72. Buffer



TYPICAL APPLICATIONS



 $A_V = 34.5$ F = 1 kHz $E_n = 0.38 \text{ }\mu\text{V}$ A Weighted

Figure 73. ANAB Preamp





Figure 74. NAB Preamp Voltage Gain vs Frequency




 $V_O = V1-V2$

Figure 75. Balanced to Single-Ended Converter

Product Folder Links: LME49721


ts Incorporated Submit Documentation Feedback






 $V_0 = V1 + V2 - V3 - V4$

Figure 76. Adder/Subtracter



$$f_0 = \frac{1}{2\pi RC}$$


Figure 77. Sine Wave Oscillator



if C1 = C2 = C $R1 = \frac{\sqrt{2}}{2\omega_0C}$ $R2 = 2 \bullet R1$ Illustration is $f_0 = 1 \text{ kHz}$

Figure 78. Second-Order High-Pass Filter (Butterworth)






$$C1 = \frac{\sqrt{2}}{\omega_0 B}$$

$$C2 = \frac{C}{2}$$

Illustration is $f_0 = 1 \text{ kHz}$

Figure 79. Second-Order Low-Pass Filter (Butterworth)



$$\begin{split} f_0 &= \frac{1}{2\pi C 1R1}, Q = \frac{1}{2} \left(1 + \frac{R2}{R0} + \frac{R2}{RG}\right), A_{BP} = QA_{LP} = QA_{LH} = \frac{R2}{RG} \end{split}$$
 Illustration is $f_0 = 1$ kHz, $Q = 10$, $A_{BP} = 1$

Figure 80. State Variable Filter




Figure 81. AC/DC Converter






Figure 82. 2-Channel Panning Circuit (Pan Pot)





Figure 83. Line Driver





```
\begin{split} f_L &= \frac{1}{2\pi R2C1}, f_{LB} = \frac{1}{2\pi R1C1} \\ f_H &= \frac{1}{2\pi R5C2}, f_{HB} = \frac{1}{2\pi (R1 + R5 + 2R3)C2} \\ Illustration is: \\ f_L &= 32 \ Hz, \ f_{LB} = 320 \ Hz \\ f_H &= 11 \ kHz, \ f_{HB} = 1.1 \ kHz \end{split}
```





Figure 84. Tone Control




 $\begin{array}{l} A_v = 35 \text{ dB} \\ E_n = 0.33 \text{ } \mu\text{V} \\ \text{S/N} = 90 \text{ dB} \\ \text{f} = 1 \text{ kHz} \\ \text{A Weighted}, \text{ V}_{\text{IN}} = 10 \text{ mV} \\ \text{@f} = 1 \text{ kHz} \end{array}$

Figure 85. RIAA Preamp

Product Folder Links: LME49721






If R2 = R5, R3 = R6, R4 = R7
$$V0 = \left(1 + \frac{2R2}{R1}\right) \frac{R4}{R3}(V2 - V1)$$
 Illustration is:
$$V0 = 101(V2 - V1)$$

Figure 86. Balanced Input Mic Amp





A. See Table 1.

Figure 87. 10-Band Graphic Equalizer

Table 1. C_1 , C_2 , R_1 , and R_2 Values for Figure 87⁽¹⁾

fo (Hz)	C ₁	C ₂	R ₁	R ₂
32	0.12µF	4.7µF	75kΩ	500Ω
64	0.056µF	3.3µF	68kΩ	510Ω
125	0.033µF	1.5µF	62kΩ	510Ω
250	0.015µF	0.82µF	68kΩ	470Ω
500	8200pF	0.39µF	62kΩ	470Ω
1k	3900pF	0.22µF	68kΩ	470Ω
2k	2000pF	0.1µF	68kΩ	470Ω
4k	1100pF	0.056µF	62kΩ	470Ω
8k	510pF	0.022µF	68kΩ	510Ω
16k	330pF	0.012µF	51kΩ	510Ω

(1) At volume of change = ± 12 dB Q = 1.7



REVISION HISTORY

Rev	Date	Description
1.0	09/26/07	Initial release.
1.1	10/01/07	Input more info under the Buffer Amplifier.
1.2	04/21/10	Added the Ordering Information table.
С	04/04/13	Changed layout of National Data Sheet to TI format.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LME49721MA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 85	L49721 MA	Samples
LME49721MAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 85	L49721 MA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 4-May-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LME49721MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 4-May-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LME49721MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated