# $1 \mathrm{nV} / \sqrt{\mathrm{Hz}} 420 \mathrm{MHz}$ GBW, $180 \mathrm{~V} / \mathrm{\mu s}$, Low Distortion Rail-to-Rail Output Op Amps <br> <br> DESCRIPTION 

 <br> <br> DESCRIPTION}

## feATURES

- Ultra Low Voltage Noise: 1nV/ $\sqrt{H z}$
- Low Distortion: HD2/HD3<-90dBc at $4 V_{p-p, p} 1 \mathrm{MHz}$ into $1 \mathrm{k} \Omega$
- High Slew Rate: 180V/us
- GBW = 420MHz
- -3 dB Frequency $\left(\mathrm{A}_{V}=+1\right)$ : 330 MHz
- Input Common Mode Range Includes Negative Rail
- Output Swings Rail-to-Rail
- Supply Current: $5.5 \mathrm{~mA} /$ Channel Typ
- Operating Supply Range: 2.8 V to 11.75 V
- Input Offset Voltage: 95 V Max
- Offset Drift : $0.4 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- Low Power Shutdown
- Very High Open Loop Gain: $9 \mathrm{~V} / \mu \mathrm{V}(139 \mathrm{~dB}), \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$
- Operating Temp Range: $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Single in 8 -Lead SOIC, TSOT-23, $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN. Duals in $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN, MS8E


## APPLICATIOOS

- Optical Electronics: Fast AC-Coupled Transimpedance Amplifiers
- Driving High Dynamic Range A/D Converters
- Active Filters
- Video Amplifiers
- Low Voltage Low Distortion Amplification

The LTC ${ }^{\circledR} 6226 /$ LTC6227 are very fast, low noise rail-to-rail output, unity gain stable single/dual op amps, with a gainbandwidth product of 420 MHz and a slew rate of $180 \mathrm{~V} / \mu \mathrm{s}$. The low input referred voltage noise of only $1 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ and low distortion of less than $-90 \mathrm{~dB}_{\mathrm{C}}$ for $4 \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$ signals at 1 MHz makes them ideal for applications that require high dynamic range and deal with very fast signals, such as driving A/D converters.
The combination of low offset, low offset drift, high gain ( 139 dB ) and high CMRR ( 114 dB ) make these excellent devices for high dynamic range applications.
The LTC6226 family maintains excellent performance for supply voltages of 2.8 V to 11.75 V and the devices are fully specified at supplies of $3 \mathrm{~V}, 5 \mathrm{~V}$ and $10 \mathrm{~V}( \pm 5 \mathrm{~V})$.

With an input range extending to the negative rail and rail-to-rail output stage, the operational amplifier can accommodate wide swinging signals, and true single supply operation.

For space constrained applications, the amplifiers come in $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN (single) and $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN (dual) packages. The devices are also available in 8 -lead SOIC,TSOT-23 and MS8E.

These amplifiers can be used as replacements for many high speed op amps to improve speed, noise and dynamic range.

All registered trademarks and trademarks are the property of their respective owners.

## TYPICAL APPLICATIOी

High Performance Transparent LTC6227 Based Driver for the 16-Bit AD7380


16-Bit ADC Driver Performance Input Signal $=-0.5 \mathrm{dBFS}$ $\mathrm{f}_{\text {SMPL }}=4 \mathrm{Msps}, \mathrm{f}_{\mathrm{IN}}=50 \mathrm{kHz}$


## LTC6226/LTC6227

## ABSOLUTE MAXIMUM RATINGS (Nole 1)

| Total Supply Voltage ( $\mathrm{V}^{-}$to $\mathrm{V}^{+}$) ............................. 12 V | Output Current (Note 3) ................................. $\pm 100 \mathrm{~mA}$ |
| :---: | :---: |
| Input Voltage ( $-\mathrm{IN},+\mathrm{IN}, \overline{\text { SHDN }}$ ) .... $\mathrm{V}^{-}-0.3 \mathrm{~V}$ to $\mathrm{V}^{+}+0.3 \mathrm{~V}$ | Output Short-Circuit Duration ............Thermally Limited |
| Input Current (-IN, +IN, SHDN) (Note 2)............. $\pm 10 \mathrm{~mA}$ | Storage Temperature Range ................ $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | Maximum Junction Temperature ....................... $150^{\circ} \mathrm{C}$ |
| LTC6226I/LTC6227I (Note 4)............. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | MSOP Lead Temperature (Soldering 10s) ............ $300^{\circ} \mathrm{C}$ |
| LTC6226H/LTC6227H (Note 4) ......... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |
| Specified Temperature Range |  |
| LTC6226I/LTC6227I (Note 4).............. $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |
| LTC6226H/LTC6227H (Note 4) .......... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |

## PIn COnfiguration



## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC6226IS6\#TRMPBF | LTC6226IS6\#TRPBF | LTHGY | 6-Lead TSOT-23 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6226HS6\#TRMPBF | LTC6226HS6\#TRPBF | LTHGY | 6 -Lead TSOT-23 | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC6226IDC\#TRMPBF | LTC6226IDC\#TRPBF | LHGZ | 6 -Lead $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6226HDC\#TRMPBF | LTC6226HDC\#TRPBF | LHGZ | 6 -Lead $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC6226IS8\#PBF | LTC6226IS8\#TRPBF | 6226 | 8 -Lead SOIC-8 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6226HS8\#PBF | LTC6226HS8\#TRPBF | 6226 | 8 -Lead SOIC-8 | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC6227IMS8E\#PBF | LTC6227IMS8E\#TRPBF | LTHHB | 8 -Lead MSOP, Exposed Pad | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6227HMS8E\#PBF | LTC6227HMS8E\#TRPBF | LTHHB | 8 -Lead MSOP, Exposed Pad | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC6227IDD\#PBF | LTC6227IDD\#TRPBF | LHHC | $10-$ Lead $3 \mathrm{~mm} \times 3 \mathrm{~mm} \mathrm{DFN}$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6227HDD\#PBF | LTC6227HDD\#TRPBF | LHHC | $10-$ Lead $3 \mathrm{~mm} \times 3 \mathrm{~mm} \mathrm{DFN}$ | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Contact the factory for parts specified with wider operating temperature ranges.
Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with \#TRMPBF suffix.

## ELECTRCFL CHARACTERSTICS (VS $= \pm 5 V)$ The o denotes the specifications which apply over the

 full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\overline{S H D N}}=$ floating unless otherwise noted.| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{0 S}$ | Input Offset Voltage |  | $\bullet$ | $\begin{aligned} & \hline-95 \\ & -225 \end{aligned}$ | 20 | $\begin{gathered} 95 \\ 225 \end{gathered}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\Delta V_{0 S}$ | Input Offset Voltage Match (Channel to Channel, LTC6227, Note 5) |  | $\bullet$ | $\begin{aligned} & -140 \\ & -400 \end{aligned}$ | 18 | $\begin{aligned} & 140 \\ & 400 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\mathrm{T}_{\text {cVos }}$ | Input Offset Voltage Drift |  | $\bullet$ |  | 0.4 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $I_{B}$ | Input Bias Current (Note 6) |  | $\bullet$ | $\begin{aligned} & -20 \\ & -25 \end{aligned}$ | -8.4 |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\Delta_{\text {B }}$ | Input Bias Current Match (Channel to Channel,LTC6227, Note 5) |  | $\bullet$ | $\begin{aligned} & -2 \\ & -3 \end{aligned}$ | 0.3 | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| los | Input Offset Current |  | $\bullet$ | $\begin{gathered} -0.35 \\ -0.5 \end{gathered}$ | 0.2 | $\begin{gathered} 0.35 \\ 0.5 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\Delta l_{0 S}$ | Input OffsetCurrent Match (Channel to Channel, LTC6227, Note 5) |  | $\bullet$ | $\begin{gathered} \hline-0.7 \\ -1 \end{gathered}$ | 0.15 | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage Spectral Density | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 1 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  | Integrated 1/f Noise | 0.1 Hz to 10Hz |  |  | 0.77 |  | $\mu \mathrm{V}$ P-P |
| $\mathrm{i}_{n}$ | Input Noise Current Spectral Density | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 2.4 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Differential Mode Common Mode |  |  | $\begin{aligned} & 3 \\ & 1 \end{aligned}$ |  | pF pF |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance | Differential Mode Common Mode |  |  | $\begin{gathered} 4.7 \\ 6 \end{gathered}$ |  | $k \Omega$ $M \Omega$ |
| AVOL | Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to Half Supply $\mathrm{V}_{\text {OUT }}= \pm 4 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 114 \\ & 110 \end{aligned}$ | 139 |  | dB $d B$ |
|  |  | $R_{L}=100 \Omega$ to Half Supply $V_{\text {OUT }}= \pm 2.5 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 93 \\ & 88 \end{aligned}$ | 110 |  | dB dB |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}=\mathrm{V}^{-}-0.1 \mathrm{~V}$ to $\mathrm{V}^{+}-1.2 \mathrm{~V}$ | $\bullet$ | $\begin{gathered} 100 \\ 95 \end{gathered}$ | 114 |  | dB dB |
| $\mathrm{V}_{\text {CMR }}$ | Input Common Mode Range (Note 10) |  | $\bullet$ | $V^{-}-0.1$ |  | $\mathrm{V}^{+}-1.2$ | V |
| PSRR ${ }^{+}$ | Positive Power Supply Rejection Ratio | $\mathrm{V}^{-}=-1 \mathrm{~V}, \mathrm{~V}^{+}=1.8 \mathrm{~V}$ to 10.75 V | $\bullet$ | $\begin{gathered} 100 \\ 95 \end{gathered}$ | 115 |  | dB dB |
|  |  |  |  |  |  |  | Rev 0 |

## LTC6226/LTC6227

$\mathbf{E L} \in C T R I C A L C H A R A C T \in R I S T I C S ~\left(\mathbf{V}_{\mathbf{S}}= \pm 5 \mathrm{~V}\right)$ The e denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{~V}_{C M}=\mathrm{OV}, \mathrm{V}_{S H O N}=$ floating unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSRR ${ }^{-}$ | Negative Power Supply Rejection Ratio | $\mathrm{V}^{+}=1.5 \mathrm{~V}, \mathrm{~V}^{-}=-1.3 \mathrm{~V}$ to -10.25 V | $\bullet$ | $\begin{aligned} & \hline 103 \\ & 108 \end{aligned}$ | 127 |  | dB dB |
|  | Supply Voltage Range ( $\mathrm{V}^{+}-\mathrm{V}^{-}$) (Note 7) |  | $\bullet$ | 2.8 |  | 11.75 | V |
| $\mathrm{V}_{0 \mathrm{~L}}$ | Output Swing Low (V $\mathrm{V}_{\text {OUT }}$ - $\mathrm{V}_{\mathrm{EE}}$ ) | No Load | $\bullet$ |  | 19 | $\begin{aligned} & 21 \\ & 26 \end{aligned}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ | $\bullet$ |  | 100 | $\begin{gathered} 45 \\ 120 \end{gathered}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=25 \mathrm{~mA}$ | $\bullet$ |  | 330 | $\begin{aligned} & 427 \\ & 670 \end{aligned}$ | mV mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Swing High ( $\mathrm{V}_{\text {CC }}-\mathrm{V}_{\text {OUT }}$ ) | No Load | $\bullet$ |  | 14 | $\begin{aligned} & 20 \\ & 26 \end{aligned}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ | $\bullet$ |  | 140 | $\begin{aligned} & 180 \\ & 200 \end{aligned}$ | mV |
|  |  | $\mathrm{I}_{\text {SOURCE }}=25 \mathrm{~mA}$ | $\bullet$ |  | 600 | $\begin{aligned} & 1000 \\ & 1370 \end{aligned}$ | mV mV |
| ISC | Output Short-Circuit Current | Sourcing | $\bullet$ |  | -64 | $\begin{aligned} & -42 \\ & -35 \end{aligned}$ | mA |
|  |  | Sinking | $\bullet$ | $45$ | 60 |  | mA mA |
| IS | Supply Current per Channel |  | $\bullet$ |  | 5.5 | $\begin{aligned} & 5.8 \\ & 7.4 \end{aligned}$ | mA |
| $\mathrm{I}_{\text {SD }}$ | Disable Supply Current Per Channel, Amplifier Off | $V_{\text {SHDN }}=\mathrm{V}^{+}-2.75 \mathrm{~V}$ | $\bullet$ |  | 350 | $\begin{aligned} & 450 \\ & 520 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\overline{\text { VL_SHDN }}$ | $\overline{\text { SHDN }}$ Pin Input Voltage Low, Disable Amplifier |  | $\bullet$ |  |  | $\mathrm{V}^{+}-2.75$ | V |
| $\mathrm{V}_{\mathrm{H} \text { _SHDN }}$ | $\overline{\text { SHDN }}$ Pin Input Voltage High, Enable Amplifier |  | $\bullet$ | $\mathrm{V}^{+}-1.6$ |  |  | V |
| L_-SHDN | $\overline{\text { SHDN Pin Input Current, Disable Amplifier }}$ | $V_{\text {SHDN }}=\mathrm{V}^{+}-2.75 \mathrm{~V}$ | $\bullet$ | -10 | -2.5 | 10 | $\mu \mathrm{A}$ |
| $\underline{\text { H_SHDN }}$ | $\overline{\text { SHDN Pin Input Current, Enable Amplifier }}$ | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-1.6 \mathrm{~V}$ | $\bullet$ | -10 | -0.3 | 10 | $\mu \mathrm{A}$ |
| $\underline{\text { IOSD }}$ | Output Leakage Current in Shutdown |  |  |  | 100 |  | nA |
| BW | -3dB Closed Loop Bandwidth | $A_{V}=1, R_{L}=1 \mathrm{k} \Omega$ to Half Supply |  |  | 330 |  | MHz |
| GBW | Gain-Bandwidth Product | $f=5 \mathrm{MHz}, \mathrm{R}_{L}=1 \mathrm{k} \Omega$ to Half Supply | $\bullet$ | $\begin{aligned} & 350 \\ & 300 \end{aligned}$ | 420 |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| ton | Turn-On Time | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-2.75 \mathrm{~V}$ to $\mathrm{V}^{+}-1.6 \mathrm{~V}$ |  |  | 2100 |  | ns |
| $\mathrm{t}_{\text {OFF }}$ | Turn-Off Time | $\mathrm{V}_{\overline{\text { SHDN }}}=\mathrm{V}^{+}-1.6 \mathrm{~V}$ to $\mathrm{V}^{+}-2.75 \mathrm{~V}$ |  |  | 800 |  | ns |
| $\mathrm{t}_{\text {_ }-0.1}$ | Settling Time to 0.1\% | $\mathrm{A}_{V}=1,2 \mathrm{~V}$ Output Step, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  |  | 58 |  | ns |
|  |  | $A_{V}=1,4 \mathrm{~V}$ Output Step, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  |  | 61 |  | ns |
| $\mathrm{t}_{\text {S_0. } 01}$ | Settling Time to 0.01\% | $A_{V}=1,6 \mathrm{~V}$ Output Step, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  |  | 150 |  | ns |

$\mathbf{E L E C T R I C A L}$ CHARACT $\in$ RISTICS $\left(\mathbf{V}_{\mathbf{S}}= \pm \mathbf{5 V}\right)$ The odenotes the speciification which apply over the full operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\overline{S H D N}}=$ floating unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SR | Slew Rate | $A_{V}=+4,8 \mathrm{~V}$ Output Step (Note 9) | $\bullet$ | $\begin{gathered} 115 \\ 90 \end{gathered}$ | 180 |  | $\mathrm{V} / \mu \mathrm{S}$ <br> $\mathrm{V} / \mu \mathrm{S}$ |
| FPBW | Full Power Bandwidth | $\mathrm{V}_{\text {OUT }}=8 \mathrm{~V}_{\text {P-P }}, A_{V}=+2, \mathrm{THD}<-40 \mathrm{dBC}$ |  |  | 5.5 |  | MHz |
| HD2/HD3 | Harmonic Distortion, $R_{L}=1 \mathrm{k} \Omega$ to Half Supply, $A_{V}=+1$ | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz}, \mathrm{~V}_{0}=4 V_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, V_{0}=4 V_{P-P} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, V_{0}=2 V_{P-P} \\ & \mathrm{f}_{\mathrm{C}}=2 \mathrm{MHz}, V_{0}=4 V_{P-P} \\ & \mathrm{f}_{\mathrm{C}}=2 \mathrm{MHz}, V_{0}=2 V_{P-P} \end{aligned}$ |  |  | $\begin{gathered} \hline-128 /-136 \\ -99 /-91 \\ -104 /-95 \\ -89 /-79 \\ -91 /-80 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dBC} \\ & \mathrm{dBC} \\ & \mathrm{dBC} \\ & \mathrm{dBC} \\ & \mathrm{dBC} \end{aligned}$ |
|  | Harmonic Distortion, $\mathrm{R}_{\mathrm{L}}=100 \Omega$ to Half Supply, $A_{V}=+1$ | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz}, \mathrm{~V}_{0}=4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{~V}_{0}=4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{~V}_{0}=2 \mathrm{~V}_{\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=2 \mathrm{MHz}, \mathrm{~V}_{0}=4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=2 \mathrm{MHz}, \mathrm{~V}_{0}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ |  |  | $\begin{gathered} \hline-111 /-123 \\ -93 /-77 \\ -96 /-80 \\ -89 /-70 \\ -90 /-70 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dBC} \\ & \mathrm{dBC} \\ & \mathrm{dBC} \\ & \mathrm{dBC} \\ & \mathrm{dBC} \end{aligned}$ |
| $\Delta \mathrm{G}$ | Differential Gain | $\begin{aligned} & A_{V}=2, R_{L}=150 \Omega \\ & A_{V}=+1, R_{L}=1 \mathrm{k} \Omega \end{aligned}$ |  |  | $\begin{gathered} \hline 0.4 \\ 0.08 \end{gathered}$ |  | \% |
| $\Delta \theta$ | Differential Phase | $\begin{aligned} & A_{V}=2, R_{L}=150 \Omega \\ & A_{V}=+1, R_{L}=1 \mathrm{k} \Omega \end{aligned}$ |  |  | $\begin{gathered} 0.025 \\ 0.13 \end{gathered}$ |  | $\begin{aligned} & \hline \text { Deg } \\ & \text { Deg } \end{aligned}$ |

ELECTRICAL CHARACTERISTICS $\left(\mathbf{V}_{\mathbf{S}}=\mathbf{5 V}, \mathbf{O V}\right)$ The $\bullet$ denotes the speciications which apply
over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{OV}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {SHDN }}=$ floating unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  | $\bullet$ | $\begin{aligned} & \hline-100 \\ & -235 \end{aligned}$ | 20 | $\begin{aligned} & 100 \\ & 235 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\Delta \mathrm{V}_{\text {OS }}$ | Input Offset Voltage Match (Channel to Channel, LTC6227, Note 5) |  | $\bullet$ | $\begin{aligned} & -140 \\ & -400 \end{aligned}$ | 18 | $\begin{aligned} & 140 \\ & 400 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\mathrm{T}_{\text {CVOS }}$ | Input Offset Voltage Drift |  | $\bullet$ |  | 0.4 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current (Note 5) |  | $\bullet$ | $\begin{aligned} & -20 \\ & -25 \end{aligned}$ | -8.4 |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\mathrm{B}}$ | Input Bias Current Match (Channel to Channel, LTC6227, Note 5) |  | $\bullet$ | $\begin{aligned} & \hline-2 \\ & -3 \end{aligned}$ | 0.3 | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| los | Input Offset Current |  |  | $\begin{gathered} -0.35 \\ -0.5 \end{gathered}$ | 0.2 | $\begin{gathered} 0.35 \\ 0.5 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\bar{\Delta}$ | Input Offset Current Match (Channel to Channel, LTC6227, Note 5) |  | $\bullet$ | $\begin{gathered} \hline-0.7 \\ -1 \end{gathered}$ | 0.15 | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage Spectral Density | $f=1 \mathrm{MHz}$ |  |  | 1 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  | Integrated 1/f Noise | 0.1 Hz to 10Hz |  |  | 0.77 |  | $\mu \mathrm{V}_{\mathrm{P}-\mathrm{P}}$ |
| $\mathrm{i}_{n}$ | Input Noise Current Spectral Density | $f=1 \mathrm{MHz}$ |  |  | 2.4 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Differential Mode Common Mode |  |  | $\begin{aligned} & 3 \\ & 1 \end{aligned}$ |  | pF pF |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | Differential Mode Common Mode |  |  | $\begin{gathered} 4.7 \\ 6 \end{gathered}$ |  | $\mathrm{k} \Omega$ $\mathrm{M} \Omega$ |
| AVOL | Large Signal Voltage Gain | $R_{L}=1 \mathrm{k} \Omega$ to Half Supply $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ to 4.5 V | $\bullet$ | $\begin{aligned} & 114 \\ & 110 \end{aligned}$ | 135 |  | dB dB |
|  |  | $\begin{aligned} & R_{L}=100 \Omega \text { to Half Supply } \\ & V_{0 U T}=0.9 \mathrm{~V} \text { to } 4.1 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{gathered} 105 \\ 93 \end{gathered}$ | 120 |  | dB dB |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}=\mathrm{V}^{-}-0.1 \mathrm{~V}$ to $\mathrm{V}^{+}-1.2 \mathrm{~V}$ |  | $\begin{aligned} & 99 \\ & 95 \end{aligned}$ | 114 |  | dB dB |
|  |  |  |  |  |  |  | Rev 0 |

## LTC6226/LTC6227

ELECTRICAL CHARACTERISTICS $\left(\mathbf{V}_{\mathbf{S}}=\mathbf{5 V} \mathbf{O V}\right)$ The odenotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{OV}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {SHDN }}=$ floating unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CMR }}$ | Input Common Mode Range (Note 10) |  | $\bullet$ | V -0.1 |  | $\mathrm{V}^{+}-1.2$ | V |
| PSRR ${ }^{+}$ | Positive Power Supply Rejection Ratio | $\mathrm{V}^{-}=-1 \mathrm{~V}, \mathrm{~V}^{+}=1.8 \mathrm{~V}$ to 10.75 V | $\bullet$ | $\begin{gathered} 100 \\ 95 \end{gathered}$ | 115 |  | dB dB |
| PSRR ${ }^{-}$ | Negative Power Supply Rejection Ratio | $\mathrm{V}^{+}=1.5 \mathrm{~V}, \mathrm{~V}^{-}=-1.3 \mathrm{~V}$ to -10.25 V | $\bullet$ | $\begin{aligned} & 103 \\ & 100 \end{aligned}$ | 127 |  | dB dB |
|  | Supply Voltage Range ( $\mathrm{V}^{+}-\mathrm{V}^{-}$) (Note 7) |  | $\bullet$ | 2.8 |  | 11.75 | V |
| $\mathrm{V}_{\text {OL }}$ | Output Swing Low (V $\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\mathrm{EE}}$ ) | No Load | - |  | 16 | $\begin{aligned} & 21 \\ & 23 \end{aligned}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ | $\bullet$ |  | 90 | $\begin{aligned} & 110 \\ & 155 \end{aligned}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=15 \mathrm{~mA}$ | $\bullet$ |  | 220 | $\begin{aligned} & 270 \\ & 370 \end{aligned}$ | mV mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Swing High ( $\mathrm{V}_{\text {CC }}-\mathrm{V}_{\text {OUT }}$ ) | No Load | $\bullet$ |  | 11 | $\begin{aligned} & \hline 15 \\ & 20 \end{aligned}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ | $\bullet$ |  | 150 | $\begin{aligned} & 180 \\ & 200 \end{aligned}$ | mV mV |
|  |  | $I_{\text {SOURCE }}=15 \mathrm{~mA}$ | $\bullet$ |  | 331 | $\begin{aligned} & 500 \\ & 650 \end{aligned}$ | mV mV |
| ISC | Output Short-Circuit Current | Sourcing | $\bullet$ |  | -52 | $\begin{aligned} & \hline-34 \\ & -30 \end{aligned}$ | mA mA |
|  |  | Sinking | - | $\begin{aligned} & 42 \\ & 30 \end{aligned}$ | 57 |  | mA mA |
| Is | Supply Current per Channel |  | $\bullet$ |  | 5.8 | $\begin{aligned} & 6.3 \\ & 7.6 \end{aligned}$ | mA mA |
| $\mathrm{I}_{\text {SD }}$ | Disable Supply Current Per Amplifier, Amplifier Off | $V_{\overline{S H D N}}=\mathrm{V}^{+}-2.65 \mathrm{~V}$ | $\bullet$ |  | 245 | $\begin{aligned} & 310 \\ & 330 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| VL_SHDN | $\overline{\text { SHDN }}$ Pin Input Voltage Low, Disable Amplifier |  | $\bullet$ |  |  | $\mathrm{V}^{+}-2.65$ | V |
| V ${ }_{\text {H_SHDN }}$ | $\overline{\text { SHDN }}$ Pin Input Voltage High, Enable Amplifier |  | $\bullet$ | $\mathrm{V}^{+}-1.6$ |  |  | V |
| $\underline{\text { L_SHDDN }}$ | $\overline{\text { SHDN }}$ Pin Input Current, Disable Amplifier | $V_{\text {SHDN }}=\mathrm{V}^{+}-2.65 \mathrm{~V}$ | $\bullet$ | -10 | -2.9 | 10 | $\mu \mathrm{A}$ |
| $\underline{\mathrm{H}_{\text {_ SHDN }}}$ | $\overline{\text { SHDN }}$ Pin Input Current, Enable Amplifier | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-1.6 \mathrm{~V}$ | $\bullet$ | -10 | -0.3 | 10 | $\mu \mathrm{A}$ |
| IOSD | Output Leakage Current in Shutdown |  |  |  | 100 |  | nA |
| BW | -3dB Closed Loop Bandwidth | $A_{V}=1, R_{L}=1 \mathrm{k} \Omega$ to Half Supply |  |  | 490 |  | MHz |
| GBW | Gain-Bandwidth Product |  | $\bullet$ | $\begin{aligned} & 350 \\ & 290 \end{aligned}$ | 430 |  | $\begin{aligned} & \hline \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{ON}}$ | Turn-On Time | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-2.65 \mathrm{~V}$ to $\mathrm{V}^{+}-1.6 \mathrm{~V}$ |  |  | 2100 |  | ns |
| $\mathrm{t}_{\text {OFF }}$ | Turn-Off Time | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-1.6 \mathrm{~V}$ to $\mathrm{V}^{+}-2.65 \mathrm{~V}$ |  |  | 800 |  | ns |
| $\mathrm{t}_{\text {S_0.1 }}$ | Settling Time to 0.1\% | $A_{V}=1,2 \mathrm{~V}$ Output Step, $\mathrm{R}_{L}=1 \mathrm{k} \Omega$ |  |  | 59 |  | ns |

ELECTRICAL CHARACTGRISTICS $(\mathbf{V} \mathbf{5}=\mathbf{5 V} \mathbf{O V})$ The denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {SHDN }}=$ floating unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MII | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SR | Slew Rate | $A_{V}=+4,4 \mathrm{~V}$ Output Step (Note 9) |  | 140 |  | V/ $\mu \mathrm{S}$ |
| FPBW | Full Power Bandwidth | $V_{\text {OUT }}=4 V_{\text {P-P, }}, A_{V}=+2, \mathrm{THD}<-40 \mathrm{dBC}$ |  | 6 |  | MHz |
| HD2/HD3 | Harmonic Distortion, $R_{L}=1 \mathrm{k} \Omega$ to Half Supply | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz}, \mathrm{~V}_{0}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{~V}_{0}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=2 \mathrm{MHz}, \mathrm{~V}_{0}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ |  | $\begin{gathered} -125 /-135 \\ -104 /-106 \\ -90 /-90 \end{gathered}$ |  | dBC dBC dBC |
|  | Harmonic Distortion, $\mathrm{R}_{\mathrm{L}}=100 \Omega$ to Half Supply | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz}, \mathrm{~V}_{0}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{~V}_{0}=2 \mathrm{~V}_{\mathrm{P}} \\ & \mathrm{f}_{\mathrm{C}}=2 \mathrm{MHz}, \mathrm{~V}_{0}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ |  | $\begin{gathered} \hline-112 /-128 \\ -96 /-88 \\ -88 /-74 \end{gathered}$ |  | dBC dBc dBC |
| $\Delta \mathrm{G}$ | Differential Gain | $\begin{aligned} & A_{V}=2, R_{L}=150 \Omega \\ & A_{V}=+1, R_{L}=1 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 0.17 \\ & 0.09 \end{aligned}$ |  | \% |
| $\Delta \theta$ | Differential Phase | $\begin{aligned} & A_{V}=2, R_{L}=150 \Omega \\ & A_{V}=+1, R_{L}=1 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} 0.3 \\ 0.04 \end{gathered}$ |  | Deg Deg |

ELECTRICAL CHARACTERISTICS $(\mathbf{V} \mathbf{S}=\mathbf{3 V}, \mathbf{O V})$ The o denotes the speaifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {SHDN }}=$ floating unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  | - | $\begin{aligned} & -110 \\ & -250 \end{aligned}$ | 24 | $\begin{aligned} & 110 \\ & 250 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\Delta V_{\text {OS }}$ | Input Offset Voltage Match (Channel to Channel, LTC6227, Note 5) |  | $\bullet$ | $\begin{aligned} & -140 \\ & -400 \end{aligned}$ | 18 | $\begin{aligned} & 140 \\ & 400 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| TCVOS | Input Offset Voltage Drift |  | $\bullet$ |  | 0.4 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current (Note 6) | Bias Cancellation Disabled | - | $\begin{aligned} & -20 \\ & -26 \end{aligned}$ | -8.4 |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\Delta_{B}$ | Input Bias Current Match (Channel to Channel, LTC6227, Note 5) |  | - | $\begin{aligned} & -2 \\ & -3 \end{aligned}$ | 0.3 | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| los | Input Offset Current |  | $\bullet$ | $\begin{gathered} -0.35 \\ -0.5 \end{gathered}$ | 0.2 | $\begin{gathered} 0.35 \\ 0.5 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{0}$ | Input Offset Current Match (Channel to Channel,LTC6227, Note 5) |  | - | $\begin{gathered} -0.7 \\ -1 \end{gathered}$ | 0.15 | $\begin{gathered} 0.7 \\ 1 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage Spectral Density | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 1 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  | Integrated 1/f Noise | 0.1 Hz to 10 Hz |  |  | 0.77 |  | $\mu \mathrm{V}_{\text {P-P }}$ |
| $\mathrm{i}_{n}$ | Input Current Noise Spectral Density | $f=1 \mathrm{MHz}$ |  |  | 2.4 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Differential Mode Common Mode |  |  | $\begin{aligned} & \hline 3 \\ & 1 \end{aligned}$ |  | pF pF |
| RIN | Input Resistance | Differential Mode Common Mode |  |  | $\begin{gathered} 4.7 \\ 6 \end{gathered}$ |  | $k \Omega$ $M \Omega$ |
| $A_{\text {VOL }}$ | Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to Half Supply, $\left(V_{\text {OUT }}=V_{\text {CM }} \pm 1 \mathrm{~V}\right)$ | $\bullet$ | $\begin{aligned} & 114 \\ & 100 \end{aligned}$ | 135 |  | dB dB |
|  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega \text { to Half Supply, } \\ & \left(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CM }} \pm 1 \mathrm{~V}\right) \end{aligned}$ |  |  | 114 |  | dB |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}^{-}-0.1 \mathrm{~V}$ to $\mathrm{V}^{+}-1.2 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 98 \\ & 90 \end{aligned}$ | 114 |  | dB dB |
| $\mathrm{V}_{\text {CMR }}$ | Input Common Mode Range (Note 10) |  | $\bullet$ | $\mathrm{V}^{-}-0.1$ |  | $\mathrm{V}^{+}-1.2$ | V |
| PSRR ${ }^{+}$ | Positive Power Supply Rejection Ratio | $\mathrm{V}^{-}=-1 \mathrm{~V}, \mathrm{~V}^{+}=1.8 \mathrm{~V}$ to 10.75 V | $\bullet$ | $\begin{gathered} \hline 100 \\ 95 \end{gathered}$ | 115 |  | dB dB |

## LTC6226/LTC6227

ELECTRICAL CHARACTERISTICS $(\mathbf{V} \mathbf{S}=\mathbf{3 V} \mathbf{O V})$ The denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {SHDN }}=$ floating unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSRR ${ }^{-}$ | Negative Power Supply Rejection Ratio | $\mathrm{V}^{+}=1.5 \mathrm{~V}, \mathrm{~V}^{-}=-1.3 \mathrm{~V}$ to -10.25 V | - | $\begin{aligned} & 103 \\ & 100 \end{aligned}$ | 127 |  | dB dB |
|  | Supply Voltage Range ( $\mathrm{V}^{+}-\mathrm{V}^{-}$) (Note 7) |  | $\bullet$ | 2.8 |  | 11.75 | V |
| $\mathrm{V}_{\text {OL }}$ | Output Swing Low (VOUT - $\mathrm{V}_{\mathrm{EE}}$ ) | No Load | $\bullet$ |  | 12 | $\begin{aligned} & \hline 14 \\ & 18 \end{aligned}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ | $\bullet$ |  | 91 | $\begin{aligned} & \hline 121 \\ & 160 \end{aligned}$ | mV |
|  |  | $\mathrm{I}_{\text {SINK }}=10 \mathrm{~mA}$ | $\bullet$ |  | 161 | $\begin{aligned} & 205 \\ & 275 \end{aligned}$ | mV mV |
| $\overline{\mathrm{V} \mathrm{OH}}$ | Output Swing High ( $\mathrm{V}_{\text {CC }}-\mathrm{V}_{\text {OUT }}$ ) | No Load | $\bullet$ |  | 10 | $\begin{aligned} & \hline 14 \\ & 18 \end{aligned}$ | mV mV |
|  |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ | $\bullet$ |  | 150 | $\begin{aligned} & \hline 180 \\ & 230 \end{aligned}$ | mV mV |
|  |  | $I_{\text {SOURCE }}=10 \mathrm{~mA}$ | $\bullet$ |  | 250 | $\begin{aligned} & 330 \\ & 430 \end{aligned}$ | mV mV |
| $\mathrm{I}_{\text {SC }}$ | Output Short Circuit Current | Sourcing |  |  | 47 |  | mA |
|  |  | Sinking |  |  | 57 |  | mA |
| IS | Supply Current/Channel |  | $\bullet$ |  | 5.5 | $\begin{gathered} \hline 6 \\ 7.25 \end{gathered}$ | mA mA |
| ISD | Disable Supply Current, Amplifier Off | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-2.65 \mathrm{~V}$ | $\bullet$ |  | 195 | $\begin{aligned} & 247 \\ & 278 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| VL_SHDN | $\overline{\text { SHDN }}$ Pin Input Voltage Low, Disable Amplifier |  | $\bullet$ |  |  | V+ - 2.65 | V |
| $\mathrm{V}_{\mathrm{H} \text { _SHDN }}$ | $\overline{\text { SHDN }}$ Pin Input Voltage High, Enable Amplifier |  | $\bullet$ | $\mathrm{V}^{+}-1.6$ |  |  | V |
| $\underline{\text { L_SHDN }}$ | $\overline{\text { SHDN }}$ Pin Input Current, Disable Amplifier | $V_{\text {SHDN }}=\mathrm{V}^{+}-2.65 \mathrm{~V}$ | $\bullet$ | -10 | -2.9 | 10 | $\mu \mathrm{A}$ |
| $\underline{\mathrm{H}_{\text {_ SHDN }}}$ | $\overline{\text { SHDN }}$ Pin Input Current, Enable Amplifier | $\mathrm{V}_{\text {SHDN }}=\mathrm{V}^{+}-1.6 \mathrm{~V}$ | $\bullet$ | -10 | 0.3 | 10 | $\mu \mathrm{A}$ |
| IOSD | Output Leakage Current in Shutdown |  |  |  | 100 |  | nA |
| BW | -3dB Closed Loop Bandwidth | $A_{V}=1, R_{L}=1 \mathrm{k} \Omega$ to Half Supply |  |  | 450 |  | MHz |
| GBW | Gain-Bandwidth Product | $f=5 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to Half Supply | $\bullet$ | $\begin{aligned} & 340 \\ & 280 \end{aligned}$ | 415 |  | $\overline{\mathrm{MHz}}$ $\mathrm{MHz}$ |
| ton | Turn-On Time | $\mathrm{V}_{\overline{\text { SHDN }}}=\mathrm{V}^{+}-2.65 \mathrm{~V}$ to $\mathrm{V}^{+}-1.6 \mathrm{~V}$ |  |  | 2100 |  | ns |
| toff | Turn-Off Time | $\mathrm{V}_{\overline{\text { SHDN }}}=\mathrm{V}^{+}-1.6 \mathrm{~V}$ to $\mathrm{V}^{+}-2.65 \mathrm{~V}$ |  |  | 800 |  | ns |
| $\mathrm{t}_{\text {S_ } 0.1}$ | Settling Time to 0.1\% | $\begin{aligned} & A_{V}=1, V_{C M}=1 \mathrm{~V}, 1 \mathrm{~V} \text { Output Step, } \\ & R_{L}=1 \mathrm{k} \Omega \text { to } V_{C M} \end{aligned}$ |  |  | 84 |  | ns |
| SR | Slew Rate (Note 9) | $A_{V}=+4,2 \mathrm{~V}$ Output Step |  |  | 100 |  | $\mathrm{V} / \mathrm{\mu S}$ |
| FPBW | Full Power Bandwidth | $V_{\text {OUT }}=2 V_{\text {P-P }}, A_{V}=-1, \mathrm{THD}<-40 \mathrm{dBC}$ |  |  | 8 |  | MHz |

## ELECTRICAL CHARACTGRISTICS $(\mathbf{V} \mathbf{5}=\mathbf{3 V} \mathbf{O V})$ The $\bullet$ denotes the specifications which apply

over the full operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C} . \mathrm{V}_{S}=3 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SHDN}}=$ floating unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HD2/HD3 | Harmonic Distortion, $R_{L}=1 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CM}}$, $V_{\text {OUT }}=1 V_{\text {P-P }}, V_{C M}=1 V$ | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{C}}=2 \mathrm{MHz} \\ & \hline \end{aligned}$ |  | $\begin{gathered} \hline-122 /-137 \\ -108 /-111 \\ -95 /-95 \end{gathered}$ |  | dBC dBc dBc |
|  | Harmonic Distortion, $\mathrm{R}_{\mathrm{L}}=100 \Omega$ to $\mathrm{V}_{\mathrm{CM}}$, $V_{\text {OUT }}=1 V_{\text {P-P }}, V_{C M}=1 V$ | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{C}}=2 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} -113 /-130 \\ -100 /-94 \\ -90 /-79 \end{gathered}$ |  | dBC dBc dBc |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The inputs are protected by back-to-back diodes. If any of the input or shutdown pins goes 300 mV beyond either supply or the differential input voltage exceeds 0.7 V , the input current should be limited to less than 10 mA .
Note 3: A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output current is high.
Note 4: The LTC6226I/LTC6227I are guaranteed functional and specified over the temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. The LTC6226H/LTC6227H are guaranteed and specified functional over the temperature range of $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$.

Note 5: Matching parameters are the difference between amplifiers A and B on the LTC6227.
Note 6: The input bias current is the average of the average of the currents through the positive and negative input pins.
Note 7: Supply Voltage Range is guaranteed by Power Supply Rejection Ratio test.
Note 8: Thermal resistance varies with the amount of PC board metal connected to the package. The specified values are with short traces connected to the leads.
Note 9: Middle $2 / 3$ of the output waveform is observed for Slew Rate. $R_{L}=1 k$ to half supply.
Note 10: Input Common Mode Range is guaranteed by Common Mode Rejection Ratio Test.

## TYPICAL PGRFORMANCE CHARACTERISTICS <br> $V_{S}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to Half Supply, $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.



$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.







Input Bias Current vs Input Common Mode Voltage



Input Noise Voltage and Noise Current Spectral Densities vs Frequency


TYPICAL PGRFORMANCE CHARACTGRISTICS $v_{S}= \pm 5 V, v_{c m}=0 v, R_{L}=1 \mathrm{k}_{2}$ to Half Supply,
$\mathrm{T}_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.




Output Saturation Voltage vs Load Current (Output Low)


62267 G 19


Output Short Circuit Current vs Supply Voltage


Supply Current vs SHDN Pin Voltage


Output Saturation Voltage vs Load Current (Output High)


62267618


$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.



## Gain Bandwidth and Phase Margin vs Temperature




Open Loop Gain and Phase vs Frequency


## Output Impedance

 vs Frequency

Gain vs Frequency $A_{V}=1$


## Gain Bandwidth and Phase

 Margin vs Supply Voltage

## Common Mode Rejection Ratio vs Frequency



TYPICAL PGRFORMANCE CHARACTGRISTICS $v_{s}= \pm 5 V, v_{c m}=0 v, R_{L}=1 k_{2}$ to Half Supply, $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.




62267 G37



62267 G35

Overshoot
vs Capacitive Load ( $A_{V}=+1$ )


62267633

${ }^{62267} 636$


## LTC6226/LTC6227

TYPICAL PGRFORMANCE CHARACTERISTICS $v_{S}= \pm 5 V, v_{c m}=0 v, R_{L}=1 k_{2}$ to Half Supply,
$\mathrm{T}_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.

$\overline{\text { SHDN }}$ Pin Response Time


Large Signal Response



Output Overdriven Recovery


## PIn fUnCTIOnS

FB (SOIC-8 Only): Feedback Pin. Internally connected to OUT.
+IN: Non-Inverting Input of Amplifier. Valid input range is from $\mathrm{V}^{-}$to $\mathrm{V}^{+}-1.2 \mathrm{~V}$
-IN: Inverting Input of Amplifier. Valid input range is from $\mathrm{V}^{-}$to $\mathrm{V}^{+}-1.2 \mathrm{~V}$

OUT: Output of the Amplifier. Swings rail to rail and can typically source/sink 60mA of current.
$\overline{\text { SHDN: }}$ : Shutdown Pin (Active Low). Referenced to $\mathrm{V}^{+}$. When taken 2.75 V below $\mathrm{V}^{+}$, the amplifier shuts down and enters low power mode, with the outputs in a high impedance state. When left floating, the amplifier is on.
$\mathbf{V}^{+}$: Positive Supply to Amplifier. Valid range is from 2.8 V to 11.75 V when $\mathrm{V}^{-}$is 0 V .
$\mathrm{V}^{-}$: Negative Supply to Amplifier. Typically OV. This can be made a negative voltage as long as $2.8 \mathrm{~V} \leq\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right)$ $\leq 11.75 \mathrm{~V}$

## APPLICATIONS INFORMATION

## Circuit Description

The LTC6226/LTC6227 have an input signal range that extends from the negative power supply to 1.2 V below the positive power supply. Figure 1 depicts a simplified schematic of the amplifier. The input stage consists of PNP transistors Q1 and Q2. Bootstrap transistor Q13 improves DC accuracy by reducing the offset contribution of the base currents of Q11 and Q12 since it has twice their collector current thus Q11/Q12 current matching becomes
independent of transistor $\beta$. The bootstrap arrangement also enhances gain by improving output impedance. A pair of complementary common emitter stages, Q15 and Q14, enables the output to swing to either rail. The SHDN Interface block translates the SHDN signal into pwr_dn for powering down the device (by deactivating current sources $11-14$ ) and putting the output in a high impedance state (by shorting the bases of Q15/Q14 to the supplies via M2 and M1).


Figure 1. LTC6226/LTC6227 Simplified Schematic Diagram

## APPLICATIONS INFORMATION

## Output

The LTC6226 family has excellent output drive capability. The amplifiers can typically deliver more than 50 mA of output drive current at a total supply of 10 V , and can typically swing to within 600 mV of the rail for load currents as high as 25 mA . As the supply voltage to the amplifier decreases, the output current capability also decreases. Attention must be paid to keep the junction temperature of the IC below $150^{\circ} \mathrm{C}$ (refer to power dissipation section) when the output is in continuous short-circuit. The output of the amplifier has reverse-biased diodes connected to each supply. If the output is forced beyond either supply, extremely high currents will flow through those diodes which can result in damage to the device. Forcing the output to even 1 V beyond either supply could result in several hundred milliamps of current through either diode. Thus forcing the output beyond the supplies should be avoided.

## Input Protection

The LTC6226/LTC6227 has a pair of back to back diodes ( D 5 and D 7 ) to prevent the emitter base breakdown of the input transistors and limit the differential inputto $\pm 700 \mathrm{mV}$. Unlike many other high performance amplifiers, the bases of the input pair transistors Q1 and Q2 are not connected to the pins using internal resistors to limit input current, since that would cause the noise to increase. For instance, a $100 \Omega$ resistor in series with each input would generate $1.8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ of noise, and the total amplifier noise voltage would rise from $1 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ to $2.06 \mathrm{nV} / \sqrt{\mathrm{Hz}}$. Once the input differential voltage exceeds $\pm 0.7 \mathrm{~V}$, current conducted though the protection diodes should be limited to $\pm 10 \mathrm{~mA}$. This implies $25 \Omega$ of protection resistance per quarter volt ( 250 mV ) of overdrive beyond $\pm 0.7 \mathrm{~V}$. In addition, the input and shutdown pins have reverse biased diodes connected to the supplies. The current inthese diodes must be limited to less than 10mA. The amplifiers should not be used as comparators or in other open loop applications.

## ESD

The LTC6226 family has reverse biased ESD protection diodes on all inputs as shown in Figure 1. There is an additional clamp between the positive and negative supplies that further protects the device during ESD strikes.

Hot plugging of the device into a powered socket must be avoided since this can trigger the clamp resulting in larger currents flowing between the supply pins.

## Capacitive Loads

The LTC6226/LTC6227 are optimized for high bandwidth applications, and have not been designed to directly drive capacitive loads. Hence any trace capacitance at the output should be made as small as possible. Increased capacitance at the output creates an additional pole in the open loop frequency response, worsening the phase margin. When driving capacitive loads, a resistor of $10 \Omega$ to $100 \Omega$ should be connected between the amplifier output and the capacitive load to avoid ringing or oscillation. The feedback should be taken directly from the amplifier output. Higher voltage gain configurations tend to have better capacitive drive capability than lower gain configurations due to lower closed loop bandwidth and hence higher phase margin. The graphs titled Overshoot vs Capacitive Load demonstrate the transient response of the amplifier when driving capacitive loads with various series resistors.

## APPLICATIONS INFORMATION

## Feedback Components

When feedback resistors are used to set up gain, care must be taken to ensure that the pole formed by the feedback resistors and the parasitic capacitance at the inverting input does not degrade stability. For example if the amplifier is set up in a gain of +2 configuration with gain and feedback resistors of 1 k , a parasitic capacitance of 7 pF (device + PC board) at the amplifier's inverting input will cause the part to oscillate, due to a pole formed at 45MHz. An additional capacitor of 7 pF across the feedback resistor as shown in Figure 2 will eliminate any ringing or oscillation. In general, if the resistive feedback network results in a pole whose frequency lies within the closed loop bandwidth of the amplifier, a capacitor can be added in parallel with the feedback resistor to introduce a zero whose frequency is close to the frequency of the pole, improving stability. For high speed designs, minimizing parasitic inductance is important. The use of capacitors where the electrodes are terminated on the long side instead of the short side (for example the use of 0306 instead of 0603 components) can help in this regard.


Figure 2. 7pF Feedback Cancels Parasitic Pole

## Shutdown

The LTC6226 and LTC6227DD have SHDN pins that can shut down the amplifier to $350 \mu \mathrm{~A}$ typical supply current. The $\overline{\text { SHDN }}$ pin needs to be taken 2.75 V below the positive supply to shut down. When left floating, the SHDN pin is internally pulled up to 1.2 V below the positive supply and the amplifier remains on. During shutdown, the output transistors Q15 and Q14 in Figure 1 are in a high impedance state.

## Power Dissipation

Care must be taken to ensure that the junction temperature of the die does not exceed $150^{\circ} \mathrm{C}$.

The junction temperature, $T_{J}$, is calculated from the ambient temperature, $\mathrm{T}_{\mathrm{A}}$, power dissipation, $\mathrm{P}_{\mathrm{D}}$, and thermal resistance, $\theta_{\mathrm{JA}}$ :

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \bullet \theta_{\mathrm{JA}}\right) .
$$

The power dissipation in the IC is a function of the supply voltage, output voltage and load resistance. For symmetric supply voltages with output load connected to ground, the worst-case power dissipation $\mathrm{P}_{\mathrm{D}(\mathrm{MAX})}$ occurs when the supply current is maximum and the output voltage at half of either supply voltage for a given load resistance. $P_{D(M A X)}$ is approximately (since $I_{S}$ actually changes with output load current) given by:

$$
P_{D(\operatorname{MAX})}=\left(2 \cdot V_{S} \cdot I_{S(M A X)}\right)+\left(V_{S} / 2\right)^{2} / R_{L}
$$

Example: For an LTC6227 in a 8-lead MS package operating on $\pm 5 \mathrm{~V}$ supplies and driving a $250 \Omega$ load to ground, the worst-case power dissipation is approximately given by $\mathrm{P}_{\mathrm{D}(\mathrm{MAX})} / \mathrm{Amp}=(10 \cdot 7.4 \mathrm{~mA})+(5 / 2)^{2} / 250=99 \mathrm{~mW}$. If both channels are loaded identically, the total power dissipation is 198 mW .
At the Absolute Maximum ambient operating temperature, the junction temperature under these conditions will be:

$$
T_{J}=T_{A}+\left(P_{D} \cdot \theta_{J A}\right)=125+0.198 \cdot 35=132^{\circ} \mathrm{C}
$$

which is less than the absolute maximum junction temperature for the LTC6227.
Refer to the Pin Configuration section for thermal resistances of various packages

## Board Layout and Bypass Capacitors

High speed and RF board layout techniques should be applied due to the very high speeds of the signals involved. For the LTC6226 SOIC-8 package option, the feedback should be taken from the FB pin rather than from the output pin, to reduce signal trace length.
Stray capacitances at the -IN and +IN pins should be made as low as possible to reduce stability degradation.

## LTC6226/LTC6227

## APPLICATIONS InFORMATION

For single supply applications, it is recommended that high quality $0.1 \mu \mathrm{~F}|\mid 1000 \mathrm{pF}$ ceramic bypass capacitors be placed directly between each $\mathrm{V}^{+}$pin and its closest $\mathrm{V}^{-}$pin with short connections. The $\mathrm{V}^{-}$pins (including the Exposed Pad) should be tied directly to a low impedance ground plane with minimal routing. For dual (split) power supplies, it is recommended that additional high quality $0.1 \mu \mathrm{~F}|\mid 1000 \mathrm{pF}$ ceramic capacitors be used to bypass $\mathrm{V}^{+}$pins to ground and $\mathrm{V}^{-}$pins to ground, again with minimal routing.

## Noise Considerations

The ultralow input referred voltage noise of of $1 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ is equivalent to that of an $60 \Omega$ resistor. As with all BJT input amplifiers, lowering input referred noise is achieved by increasing the collector current of the input differential pair, which increases the input referred current noise.
Figure 3 shows the LTC6226 in a typical gain configuration.


Figure 3.
As can be seen, the input referred noise spectral density of the gain stage ( $\mathrm{e}_{\mathrm{T}}$ ) can be calculated by the following equations:

$$
\mathrm{e}_{T}^{2}=\mathrm{e}_{n}{ }^{2}+\mathrm{i}_{n}^{2} \mathrm{R}_{E Q}{ }^{2}+4 \mathrm{kTR} R_{E Q}
$$

Where
$R_{E Q}=R_{S 2}+R_{S 1} \| R_{F}, k$ is the Boltzmann constant and T is the temperature (in Kelvin).

Op amp input referred noise dominates the input referred noise of the gain stage when

$$
R_{E Q} \ll e_{n}^{2} / 4 k T
$$

Resistor noise dominated the input referred noise of the gain stage when

$$
\mathrm{R}_{\mathrm{EQ}} \gg \mathrm{e}_{\mathrm{n}}^{2} / 4 \mathrm{k} T \text { and } \mathrm{R}_{\mathrm{EQ}} \ll 4 \mathrm{kT} / \mathrm{in}_{n}^{2}
$$

Op amp input referred current noise dominates the input referred noise when

$$
R_{E Q} \gg 4 k T / i_{n}{ }^{2}
$$

With an input referred voltage noise spectral density of $1 \mathrm{nV} / \mathrm{Hz}$ and an input referred current noise of $2.4 \mathrm{pA} / \mathrm{Hz}$, it is easy to see that the gain stage's input referred noise is dominated by op amp voltage noise when $\mathrm{R}_{\mathrm{EQ}} \ll 60 \Omega$ and by resistor noise when

$$
60 \Omega \ll \mathrm{R}_{\mathrm{EQ}} \ll 2.9 \mathrm{k} \Omega .
$$

Above an $R_{E Q}$ of $2.9 \mathrm{k} \Omega$, input referred current noise dominates.

## Distortion/Noise Trade-Off

As evident from the previous section, gain stage noise can be reduced by reducing $R_{E Q}$. However, reducing $R_{E Q}$ has its disadvantages. In addition to increasing power dissipation in the presence of large output signals, the use of smaller resistors for a given gain results in increased distortion, because the internal nonlinearities of the op amp worsen with increasing load current. In addition, smaller resistors decrease op amp gain and hence can affect bandwidth. Hence when designing a system using the LTC6226/LTC6227, it is recommended that the resistor values be limited only by the system noise requirements with the caveat that the effect of the impedances' parasitic capacitances shouldn't affect the gain below the intended bandwidth. For example, for a feedback resistor of $5 \mathrm{k} \Omega$, a parasitic capacitor of 400fF will impact gain at frequencies above 79 MHz .

## TYPICAL APPLICATIONS



Figure 4. Transparent Driver for 16-Bit ADC

## 16-Bit High Performance Transparent ADC Driver

The ultralow noise and distortion performance of the LTC6226/LTC6227 makes it an excellent candidate for driving high sample rate high resolution ADCs. Figure 4 shows the LTC6227 driven by a differential input, driving an AD7380, a 4Msps, 16-bit ADC. Figure 5 shows the FFT obtained with a $-0.5 \mathrm{dBFS}, 50 \mathrm{kHz}$ input signal. Spurious free dynamic range is an excellent 108.5 dB with an SNR of 91 dB . Increasing the input frequency to 100 kHz results in excellent performance as well, with a THD of -100 dBc , SNR of 89 dB and SFDR of 104.9 dB .


Figure 5. Measured Performance of LTC6227
Based Driver Driving the AD7380

High Performance Single Ended to Differential 16-Bit ADC Driver

In many applications, the signal to be digitized is single ended, whereas the A/D Converter needs differential inputs to maximize performance. The LTC6227 can be used to implement a Single-Ended to differential ADC driver as shown in Figure 6. One channel is configured in unity gain and drives another channel configured in an inverting gain stage of 1, both outputs drive the LTC2323-16 through an RC filter. Figure 7 shows the FFT obtained with a $-1 d B F S$ 156.25 kHz input signal, with a demanding 5 Msps sample rate. The obtained SNR of 81 dB is equivalent to that of the ADC by itself, thus there is no degradation due to the driver. The SFDR obtained is 84 dB .

## LTC6226/LTC6227

## TYPICAL APPLICATIONS

## High Speed Low Voltage Low Noise Instrumentation Amplifier with High CMRR

Figure 8 shows a three op amp instrumentation amplifier with a gain of $10 \mathrm{~V} / \mathrm{V}$ which can operate on a wide range of supply voltages. The resistors are implemented using instances of the LT5401, a matched resistor array chip. The resistor matching of U3 is crucial in achieving high common mode rejection. The front end gain stage resistors were also implemented using instances of the LT5401, but can be implemented using other means as well, since they are not crucial for common mode
rejection. Implementing them using the LT5401 minimizes gain variation across temperature. The amplifiers were implemented using instances of the LTC6227MS8, and supply voltages of $\pm 1.5 \mathrm{~V}$ were used. Figure 9 shows the measured frequency response, and Figure 10 shows the measured CMRR of the instrumentation amplifier, with the single ended output observed. Figure 11 shows the transient response for a $150 \mathrm{mV} \mathrm{p}_{\text {-p }}$ input square wave. The low offset and $1 / f$ noise allow for wide band operation down to $D C$. The broadband input referred noise of $4.6 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ is dominated by the resistors.


Figure 6. Single-Ended to Differential Driver for 16-Bit ADC


Figure 7. Measured Performance of the LTC6227 Based Single-Ended to Differential Converter Driving the LTC2323-16 ADC

## TYPICAL APPLICATIONS



Figure 8. High Speed High CMRR Instrumentation Amplifier

## LTC6226/LTC6227

TYPICAL APPLICATIONS


Figure 9. LTC6227-LT5401 Based Instrumentation Amplifier Frequency Response


Figure 10. LTC6227-LT5401 Based Instrumentation Amplifier CMRR


Figure 11. LTC6227-LT5401 Based Instrumentation Amplifier Transient Response

PACKAGE DESCRIPTION

## S8 Package

8-Lead Plastic Small Outline (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1610 Rev G)


NOTE:

1. DIMENSIONS IN $\frac{\text { INCHES }}{\text { (MILLIMETERS) }}$
2. DRAWING NOT TO SCALE
3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" ( 0.15 mm )
S08 REV G 0212
4. PIN 1 CAN BE BEVEL EDGE OR A DIMPLE

## LTC6226/LTC6227

packace description

## S6 Package

6-Lead Plastic TSOT-23
(Reference LTC DWG \# 05-08-1636)


1. DIMENSIONS ARE IN MILLIMETERS
2. DRAWING NOT TO SCALE
3. DIMENSIONS ARE INCLUSIVE OF PLATING
4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
5. MOLD FLASH SHALL NOT EXCEED 0.254 mm
6. JEDEC PACKAGE REFERENCE IS MO-193

## PACKAGE DESCRIPTION

DC6 Package
6-Lead Plastic DFN ( $2 \mathrm{~mm} \times \mathbf{2 m m}$ )
(Reference LTC DWG \# 05-08-1703 Rev C)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS


## LTC6226/LTC6227

PACKAGE DESCRIPTION
MS8E Package
8-Lead Plastic MSOP, Exposed Die Pad
(Reference LTC DWG \# 05-08-1662 Rev K)


PACKAGE DESCRIPTION

## DD Package

10-Lead Plastic DFN ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1699 Rev C)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS


BOTTOM VIEW-EXPOSED PAD


NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE

TOP AND BOTTOM OF PACKAGE

## LTC6226/LTC6227

## TYPICAL APPLICATION

High Speed High Dynamic Range Photodiode Amplifier


Photodiode Amplifier Noise Spectrum


Photodiode Amplifier Transient Response


62267 TA02b

## RELATGD PAßTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| Operational Amplifiers |  |  |
| LTC6228/LTC6229 | Single/Dual High Speed Ultra Low Noise Low Distortion Rail-to-Rail Output Op Amps | $0.88 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 730 \mathrm{MHz}, 500 \mathrm{~V} / \mathrm{\mu s}$ Unity Gain Stable |
| $\begin{aligned} & \text { LTC6252/LTC6253/ } \\ & \text { LTC6254 } \end{aligned}$ | Single/Dual/Quad High Speed Rail-to-Rail Input and Output Op Amps | $720 \mathrm{MHz}, 3.5 \mathrm{~mA}, 2.75 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 280 \mathrm{~V} / \mu \mathrm{s}, 0.35 \mathrm{mV}$, Unity Gain Stable |
| ADA4899-1 | High Speed Ultra Low Noise Ultra Low Distortion | $1 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 600 \mathrm{MHz}, 310 \mathrm{~V} / \mu \mathrm{s}$ Unity Gain Stable |
| LTC6268/LTC6269 | Single/Dual High Speed FET Input Op Amp | $400 \mathrm{MHz}, 4 \mathrm{nV} / \sqrt{\mathrm{Hz}}, \pm 3 \mathrm{f}_{\mathrm{A}}$ Input Bias Current |
| LT1818/LT1819 | Single/Dual Wide Bandwidth, High Slew Rate Low Noise and Distortion Op Amps | $400 \mathrm{MHz}, 9 \mathrm{~mA}, 6 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 2500 \mathrm{~V} / \mu \mathrm{s}, 1.5 \mathrm{mV}-85 \mathrm{dBc}$ at 5 MHz |
| ADA4896-1/ ADA4896-2 | Low Noise Low Power Rail-to-Rail Output | $3 \mathrm{~mA} 1 \mathrm{nV} / \sqrt{\mathrm{Hz}} 230 \mathrm{MHz} 120 \mathrm{~V} /$ us Unity Gain Stable |
| $\begin{aligned} & \text { LT6230/LT6231/ } \\ & \text { LT6232 } \end{aligned}$ | Single/Dual/Quad Low Noise Rail-to-Rail Output Op Amps | 215MHz, 3.5mA, 1.1nV/ $\sqrt{\mathrm{Hz}}, 70 \mathrm{~V} / \mu \mathrm{s}, 350 \mu \mathrm{~V}$ |
| LTC6246/LTC6247/ LTC6248 | Single/Dual/Quad High Speed Rail-to-Rail Input and Output Op Amps | $180 \mathrm{MHz}, 1 \mathrm{~mA}, 4.2 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 90 \mathrm{~V} / \mu \mathrm{s}, 0.5 \mathrm{mV}$ |
| LT6200/LT6201 | Single/Dual Ultralow Noise Rail-to-Rail Input/Output Op Amps | 165MHz, 20mA, $0.95 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 44 \mathrm{~V} / \mu \mathrm{s}, 1 \mathrm{mV}$ |
| $\begin{aligned} & \text { LT6202/LT6203/ } \\ & \text { LT6204 } \end{aligned}$ | Single/Dual/Quad Ultralow Noise Rail-to-Rail Op Amp | 100MHz, 3mA, $1.9 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 25 \mathrm{~V} / \mu \mathrm{s}, 0.5 \mathrm{mV}$ |
| LT1801/LT1802 | Dual/Quad Low Power High Speed Rail-to-Rail Input and Output Op Amps | 80MHz, 2mA, $8.5 \mathrm{nV} \sqrt{\mathrm{Hz}}, 25 \mathrm{~V} / \mu \mathrm{s}, 350 \mu \mathrm{~V}$ |
| LT1028 | Ultralow Noise, Precision High Speed Op Amps | $75 \mathrm{MHz}, 9.5 \mathrm{~mA}, 0.85 \mathrm{nV} / \sqrt{\mathrm{Hz}}, 11 \mathrm{~V} / \mu \mathrm{s}, 40 \mu \mathrm{~V}$ |
| LTC6350 | Low Noise Single-Ended to Differential Converter/ADC Driver | $33 \mathrm{MHz}(-3 \mathrm{~dB}), 4.8 \mathrm{~mA}, 1.9 \mathrm{VV} / \sqrt{\mathrm{Hz}}$, 240 ns Settling to $0.01 \% 8 \mathrm{~V}_{\text {P-P }}$ |
| ADCs |  |  |
| LTC2387-18 | 18-Bit, 15Msps SAR-ADC | 95.7dB SNR |
| AD7380 | 4Msps 16-Bit SAR-ADC | 92dB DNR SNR, 6.6 Vp-p Input Range |
| LTC2323-16 | 5Msps 16-Bit SAR-ADC | 81dB SNR,8VP-p Input Range |
| AD4020 | 1.8 Msps 20-Bit SAR-ADC | 99 dB SNR |

