# **Complementary Darlington Power Transistor**

# **DPAK For Surface Mount Applications**

Designed for general purpose amplifier and low speed switching applications.

#### **Features**

- Monolithic Construction With Built-in Base-Emitter Shunt Resistors
- High DC Current Gain:  $h_{FE} = 2500$  (Typ) @  $I_C = 4.0$  Adc
- Epoxy Meets UL 94 V-0 @ 0.125 in.
- ESD Ratings:
  - ♦ Human Body Model, 3B > 8000 V
  - ◆ Machine Model, C > 400 V
- NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- These are Pb-Free Devices\*

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	V <sub>CEO</sub>	120	Vdc
Collector-Base Voltage	V <sub>CB</sub>	120	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	5	Vdc
Collector Current Continuous Peak	lc	8 16	Adc
Base Current	I <sub>B</sub>	120	mAdc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	20 0.16	W W/°C
Total Power Dissipation*  @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	1.75 0.014	W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	6.25	°C/W
Thermal Resistance, Junction–to–Ambient (Note 1)	$R_{\theta JA}$	71.4	°C/W

These ratings are applicable when surface mounted on the minimum pad sizes recommended.



ON Semiconductor®

www.onsemi.com

# SILICON POWER TRANSISTOR 8 AMPERES 120 VOLTS, 20 WATTS



DPAK CASE 369C STYLE 1

#### **MARKING DIAGRAM**

Base 1	AYWW	
Collector 2 □	J128G	4
Emitter 3		

A = Assembly Location

Y = Year WW = Work Week J128 = Device Code G = Pb-Free Package

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MJD128T4G	DPAK (Pb-Free)	2,500/Tape & Reel
NJVMJD128T4G	DPAK (Pb-Free)	2,500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Symbol	Min	Max	Unit
V <sub>CEO(sus)</sub>	120	_	Vdc
I <sub>CEO</sub>	-	5	mA
I <sub>CBO</sub>	_	10	μAdc
I <sub>EBO</sub>	-	2	mAdc
h <sub>FE</sub>	1000 100	12,000	-
V <sub>CE(sat)</sub>	- -	2 4	Vdc
V <sub>BE(sat)</sub>	-	4.5	Vdc
V <sub>BE(on)</sub>	-	2.8	Vdc
h <sub>fe</sub>	4	_	MHz
C <sub>ob</sub>	-	300	pF
h <sub>fe</sub>	300	_	-
	VCEO(sus)  ICEO ICBO IEBO  VEE(sat)  VBE(sat)  VBE(on)	VCEO(sus)   120	VCEO(sus)   120

<sup>2.</sup> Pulse Test: Pulse Width  $\leq 300 \,\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.




Figure 1. Power Derating

#### TYPICAL ELECTRICAL CHARACTERISTICS




Figure 6. Collector Cut-Off Region Figure 7. Small-Signal Current Gain




Figure 8. Capacitance




Figure 9. Switching Times Test Circuit

Figure 10. Switching Times




Figure 11. Thermal Response




Figure 12. Maximum Forward Bias Safe Operating REA

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_{J(pk)} = 150^{\circ}C$ ;  $T_{C}$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} < 150^{\circ}C$ .  $T_{J(pk)}$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.





Figure 13. Darlington Schematic


#### PACKAGE DIMENSIONS

#### **DPAK (SINGLE GAUGE)**

CASE 369C ISSUE F



### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES.
- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE. 5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.

  6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE

		INCHES		MILLIM	IETERS	
	DIM	MIN	MAX	MIN	MAX	
	Α	0.086	0.094	2.18	2.38	
	A1	0.000	0.005	0.00	0.13	
	b	0.025	0.035	0.63	0.89	
	b2	0.028	0.045	0.72	1.14	
	b3	0.180	0.215	4.57	5.46	
	С	0.018	0.024	0.46	0.61	
	c2	0.018	0.024	0.46	0.61	
	D	0.235	0.245	5.97	6.22	
	Е	0.250	0.265	6.35	6.73	
	е	0.090 BSC		2.29 BSC		
	Н	0.370	0.410	9.40	10.41	
	L	0.055	0.070	1.40	1.78	
ĺ	L1	0.114 REF 0.020 BSC		2.90 REF		
	L2			0.51 BSC		
	L3	0.035	0.050	0.89	1.27	
	L4		0.040		1.01	
İ	Z	0.155		3.93		

STYLE 1:

PIN 1. BASE

- 2. COLLECTOR 3. EMITTER
- COLLECTOR

ON Semiconductor and the (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC date seets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative