# **SWITCHMODE™** Series NPN Silicon Power Transistors

These devices are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V SWITCHMODE applications such as Switching Regulator's, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

### **Features**

- V<sub>CEO(sus)</sub> 400 V
- Reverse Bias SOA with Inductive Loads @  $T_C = 100$  °C
- Inductive Switching Matrix 2 to 4 A, 25 and 100°C t<sub>c</sub> @ 3A, 100°C is 180 ns (Typ)
- 700 V Blocking Capability
- SOA and Switching Applications Information
- These Devices are Pb-Free and are RoHS Compliant\*

### **MAXIMUM RATINGS**

	Symbol	Value	Unit	
Collector-Emitter	V <sub>CEO(sus)</sub>	400	Vdc	
Collector-Emitter	Voltage	V <sub>CEV</sub>	700	Vdc
Emitter-Base Volt	age	V <sub>EBO</sub>	9	Vdc
Collector Current	<ul><li>Continuous</li><li>Peak (Note 1)</li></ul>	I <sub>C</sub> I <sub>CM</sub>	4 8	Adc
Base Current	<ul><li>Continuous</li><li>Peak (Note 1)</li></ul>	I <sub>B</sub> I <sub>BM</sub>	2 4	Adc
Emitter Current	<ul><li>Continuous</li><li>Peak (Note 1)</li></ul>	I <sub>E</sub> I <sub>EM</sub>	6 12	Adc
Total Device Dissi Derate above 25°0	P <sub>D</sub>	2 0.016	W W/°C	
Total Device Dissi Derate above 25°0	P <sub>D</sub>	75 0.6	W W/°C	
Operating and Sto Temperature Rang	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C	

# THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	°C/W
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.67	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 5 Seconds	TL	275	°C


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.




ON Semiconductor®

# 4 AMPERE NPN SILICON POWER TRANSISTOR 400 VOLTS – 75 WATTS



# **MARKING DIAGRAM**



A = Assembly Location

Y = Year
WW = Work Week
G = Pb-Free Package

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

	Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS	S (Note 2)			1	ı	1
Collector–Emitter Sustain (I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0)	V <sub>CEO(sus)</sub>	400	-	-	Vdc	
Collector Cutoff Current (V <sub>CEV</sub> = Rated Value, (V <sub>CEV</sub> = Rated Value,	V <sub>BE(off)</sub> = 1.5 Vdc) V <sub>BE(off)</sub> = 1.5 Vdc, T <sub>C</sub> = 100°C)	I <sub>CEV</sub>	-		1 5	mAdc
Emitter Cutoff Current (V <sub>EB</sub> = 9 Vdc, I <sub>C</sub> = 0)		I <sub>EBO</sub>	-	-	1	mAdc
SECOND BREAKDOWN						
Second Breakdown Colle	ector Current with base forward biased	I <sub>S/b</sub>	_	8	See Figure	11
Clamped Inductive SOA	with Base Reverse Biased	RBSOA	-	S	See Figure	12
ON CHARACTERISTICS	(Note 2)					
DC Current Gain ( $I_C = 1$ Adc, $V_{CE} = 5$ V ( $I_C = 2$ Adc, $V_{CE} = 5$ V		h <sub>FE</sub>	10 8		60 40	_
$ \begin{array}{l} \text{Collector-Emitter Satura} \\ \text{(I}_{\text{C}} = 1 \text{ Adc, I}_{\text{B}} = 0.2 \text{ A} \\ \text{(I}_{\text{C}} = 2 \text{ Adc, I}_{\text{B}} = 0.5 \text{ A} \\ \text{(I}_{\text{C}} = 4 \text{ Adc, I}_{\text{B}} = 1 \text{ Adc} \\ \text{(I}_{\text{C}} = 2 \text{ Adc, I}_{\text{B}} = 0.5 \text{ A} \end{array} $	dc) dc) s)	V <sub>CE</sub> (sat)	- - -	- - -	0.5 0.6 1	Vdc
Base–Emitter Saturation Voltage $ \begin{aligned} &(I_C=1 \text{ Adc, } I_B=0.2 \text{ Adc}) \\ &(I_C=2 \text{ Adc, } I_B=0.5 \text{ Adc}) \\ &(I_C=2 \text{ Adc, } I_B=0.5 \text{ Adc, } T_C=100^{\circ}\text{C}) \end{aligned} $		V <sub>BE(sat)</sub>	- - -	- - -	1.2 1.6 1.5	Vdc
DYNAMIC CHARACTER	ISTICS	•	•	•	•	•
Current–Gain – Bandwidth Product ( $I_C = 500 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 1 \text{ MHz}$ )		f <sub>T</sub>	4	-	_	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 0.1 MHz)		C <sub>ob</sub>	_	65	_	pF
SWITCHING CHARACTE	ERISTICS	•		•	•	
Resistive Load (Table 2	2)					
Delay Time		t <sub>d</sub>	_	0.025	0.1	μs
Rise Time	(V <sub>CC</sub> = 125 Vdc, I <sub>C</sub> = 2 A,	t <sub>r</sub>	-	0.3	0.7	μs
Storage Time	l <sub>B1</sub> = l <sub>B2</sub> = 0.4 A, t <sub>p</sub> = 25 μs, Duty Cycle ≤ 1%)	t <sub>s</sub>	_	1.7	4	μs
Fall Time	1	t <sub>f</sub>	_	0.4	0.9	μs
Inductive Load, Clamp	ed (Table 2, Figure 13)			1	1	
Voltage Storage Time		t <sub>sv</sub>	-	0.9	4	μs
Crossover Time	(I <sub>C</sub> = 2 A, V <sub>clamp</sub> = 300 Vdc, I <sub>B1</sub> = 0.4 A, V <sub>BE(off)</sub> = 5 Vdc, T <sub>C</sub> = 100°C)	t <sub>c</sub>	-	0.32	0.9	μs
1	Fall Time		_	0.16	<b>-</b>	1

<sup>2.</sup> Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.




Figure 1. DC Current Gain




Figure 2. Collector Saturation Region




Figure 3. Base-Emitter Voltage




Figure 4. Collector-Emitter Saturation Voltage




Figure 5. Collector Cutoff Region




Figure 6. Capacitance




Figure 7. Inductive Switching Measurements

**Table 1. Typical Inductive Switching Performance** 

I <sub>C</sub>	T <sub>C</sub> C	t <sub>sv</sub>	t <sub>rv</sub>	t <sub>fi</sub>	t <sub>ti</sub>	t <sub>c</sub>
AMP		ns	ns	ns	ns	ns
2	25	600	70	100	80	180
	100	900	110	240	130	320
3	25	650	60	140	60	200
	100	950	100	330	100	350
4	25	550	70	160	100	220
	100	850	110	350	160	390

NOTE: All Data recorded in the inductive Switching Circuit In Table 2.

### **SWITCHING TIMES NOTE**

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

 $t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$ 

 $t_{rv}$  = Voltage Rise Time, 10-90%  $V_{clamp}$ 

 $t_{fi}$  = Current Fall Time, 90-10%  $I_{C}$ 

 $t_{ti}$  = Current Tail, 10-2% I<sub>C</sub>

 $t_c$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$ 

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC}I_{C}(t_{c})f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at  $25^{\circ}$ C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at  $100^{\circ}$ C.

# **RESISTIVE SWITCHING PERFORMANCE**




Figure 8. Turn-On Time




Figure 9. Turn-Off Time

**Table 2. Test Conditions for Dynamic Performance** 

	REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
TEST CIRCUITS	DUTY CYCLE $\leq$ 10% $_{1}^{68}$ $\geq$ $_{1}^{1}$ $\geq$ $_{1}^{1}$ $\geq$ $_{1}^{1}$ $\geq$ $_{1}^{1}$ $\geq$ $_{1}^{1}$ $\geq$ $_{1}^{1}$ $\geq$ $_{2}^{1}$ $\geq$ $_{1}^{2}$ $\geq$ $_{2}^{2}$ $\geq$ $_{1}^{2}$ $\geq$ $_{2}^{2}$ $>$	+125 V  RC  TUT  SCOPE  -4.0  V
CIRCUIT	Coil Data: GAP for 200 $\mu$ H/20 A $V_{CC}$ = 20 V Full Bobbin (~16 Turns) #16 $V_{coil}$ = 200 $\mu$ H $V_{clamp}$ = 300 Vdc	$V_{CC}$ = 125 V $R_C$ = 62 $\Omega$ D1 = 1N5820 or Equiv. $R_B$ = 22 $\Omega$
TEST WAVEFORMS	OUTPUT WAVEFORMS $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$t_{r}$ , $t_{f}$ < 10 ns Duty Cycle = 1.0% $R_{B}$ and $R_{C}$ adjusted for desired $I_{B}$ and $I_{C}$




Figure 10. Typical Thermal Response [ $Z_{\theta JC}(t)$ ]

## SAFE OPERATING AREA INFORMATION

The Safe Operating Area Figures 11 and 12 are specified ratings for these devices under the test conditions shown.




Figure 11. Forward Bias Safe Operating Area




Figure 12. Reverse Bias Switching Safe Operating Area

#### **FORWARD BIAS**

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$  –  $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on  $T_C = 25^{\circ}C$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \ge 25^{\circ}C$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

 $T_{J(pk)}$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

#### **REVERSE BIAS**

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete RBSOA characteristics.






Figure 13. Forward Bias Power Derating

# **PACKAGE DIMENSIONS**

# TO-220AB CASE 221A-09 ISSUE AF





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.161	3.61	4.09
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.014	0.025	0.36	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
7		0.080		2 04

- STYLE 1:
  PIN 1. BASE
  2. COLLECTOR
  3. EMITTER
  4. COLLECTOR