Intelligent Power Module (IPM) 650 V, 20 A

NFAM2065L4BT

General Description

The NFAM2065L4BT is a fully-integrated inverter power module consisting of an independent High side gate driver, LVIC, six IGBT's and a temperature sensor (VTS or Thermistor(T)), suitable for driving permanent magnet synchronous (PMSM) motors, brushless DC (BLDC) motors and AC asynchronous motors. The IGBT's are configured in a three-phase bridge with separate emitter connections for the lower legs for maximum flexibility in the choice of control algorithm.

The power stage has under-voltage lockout protection (UVP). Internal boost diodes are provided for high side gate boost drive.

Features

- Three–phase 650 V, 20 A IGBT Module with Independent Drivers
- Active Logic Interface
- Built-in Under-voltage Protection (UVP)
- Integrated Bootstrap Diodes and Resistors
- Separate Low-side IGBT Emitter Connections for Individual Current Sensing of Each Phase
- Temperature Sensor (VTS or Thermistor (T))
- UL1557 Certified (File No.E339285)
- This is a Pb-Free Device

Typical Application

- Industrial Drives
- Industrial Pumps
- Industrial Fans
- Industrial Automation





Figure 1. Application Schematic



ON Semiconductor®

www.onsemi.com



DIP39 54.5 x 31.0 CASE MODGC

MARKING DIAGRAM

O NFAM2065L4BT O ZZZATYWW

Device marking is on package top side

NFAM2065L4BT = Specific Device Code
ZZZ = Assembly Lot Code
A = Assembly Location
T = Test Location
Y = Year
WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
NFAM2065L4BT	DIP39, 31.0x54.5 (Pb-Free)	90 / BOX

Downloaded from Arrow.com.

APPLICATION SCHEMATIC




Figure 2. Application Schematic - Adjustable Option

BLOCK DIAGRAM




Figure 3. Equivalent Block Diagram

PIN FUNCTION DESCRIPTION

1	Pin	Name	Description
3	1	VS(U)	High-Side Bias Voltage GND for U Phase IGBT Driving
A	(2)	_	Dummy
(6)	3	VB(U)	High-Side Bias Voltage for U Phase IGBT Driving
6 HIN(U) Signal Input for High–Side U Phase 7 VS(V) High–Side Bias Voltage GND for V Phase IGBT Driving (8) – Dummy 9 VB(V) High–Side Bias Voltage for V Phase IGBT Driving 10 VDD(VH) High–Side Bias Voltage for V Phase IC (111) – Dummy 12 HIN(V) Signal Input for High–Side V Phase 13 VS(W) High–Side Bias Voltage GND for W Phase IGBT Driving (14) – Dummy 15 VB(W) High–Side Bias Voltage for W Phase IGBT Driving 16 VDD(WH) High–Side Bias Voltage for W Phase IGET Driving (17) – Dummy 18 HIN(W) Signal Input for High–Side W Phase (19) – Dummy 20 VTS Voltage Output for LVIC Temperature Sensing Unit 21 LIN(U) Signal Input for Low–Side U Phase 22 LIN(V) Signal Input for Low–Side V Phase 23 LIN(W) Signal Input for Low–Side W Phase 24 VFO	4	VDD(UH)	High-Side Bias Voltage for U Phase IC
7 VS(V) High-Side Bias Voltage GND for V Phase IGBT Driving (8) - Durmny 9 VB(V) High-Side Bias Voltage for V Phase IGBT Driving 10 VDD(VH) High-Side Bias Voltage for V Phase IC (11) - Durmny 12 HIN(V) Signal Input for High-Side V Phase 13 VS(W) High-Side Bias Voltage GND for W Phase IGBT Driving (14) - Durmny 15 VB(W) High-Side Bias Voltage for W Phase IGBT Driving 16 VDD(WH) High-Side Bias Voltage for W Phase IGBT Driving 16 VDD(WH) High-Side Bias Voltage for W Phase IGBT Driving (17) - Durmny 18 HIN(W) Signal Input for High-Side W Phase (19) - Durmny 18 HIN(W) Signal Input for LVIC Temperature Sensing Unit 21 LIN(U) Signal Input for Low-Side U Phase 22 LIN(V) Signal Input for Low-Side V Phase 23 LIN(W) Signal Input for Low-Side W Phase 24	(5)	_	Dummy
B	6	HIN(U)	Signal Input for High-Side U Phase
9	7	VS(V)	High-Side Bias Voltage GND for V Phase IGBT Driving
10	(8)	_	Dummy
(11) - Dummy 12 HIN(V) Signal Input for High-Side V Phase 13 VS(W) High-Side Bias Voltage GND for W Phase IGBT Driving (14) - Dummy 15 VB(W) High-Side Bias Voltage for W Phase IGBT Driving 16 VDD(WH) High-Side Bias Voltage for W Phase IC (17) - Dummy 18 HIN(W) Signal Input for High-Side W Phase (19) - Dummy 20 VTS Voltage Output for LVIC Temperature Sensing Unit 21 LIN(U) Signal Input for Low-Side U Phase 22 LIN(V) Signal Input for Low-Side V Phase 23 LIN(W) Signal Input for Low-Side W Phase 24 VFO Fault Output 25 CFOD Capacitor for Fault Output Duration Selection 26 CIN Input for Current Protection 27 VSS Low-Side Bias Voltage for IC and IGBTs Driving 28 VDD(L) Low-Side Bias Voltage for IC and IGBTs Driving 29 - Dummy<	9	VB(V)	High-Side Bias Voltage for V Phase IGBT Driving
12 HIN(V) Signal Input for High-Side V Phase 13 VS(W) High-Side Bias Voltage GND for W Phase IGBT Driving (14) - Dummy 15 VB(W) High-Side Bias Voltage for W Phase IGBT Driving 16 VDD(WH) High-Side Bias Voltage for W Phase IGBT Driving 17 - Dummy 18 HIN(W) Signal Input for High-Side W Phase (19) - Dummy 20 VTS Voltage Output for LVIC Temperature Sensing Unit 21 LIN(U) Signal Input for Low-Side U Phase 22 LIN(V) Signal Input for Low-Side V Phase 23 LIN(W) Signal Input for Low-Side W Phase 24 VFO Fault Output 25 CFOD Capacitor for Fault Output Duration Selection 16 CIN Input for Current Protection 27 VSS Low-Side Common Supply Ground 28 VDD(L) Low-Side Bias Voltage for IC and IGBTs Driving (29) - Dummy (30) - Dummy 31 NW Negative DC-Link Input for U Phase NV Negative DC-Link Input for U Phase	10	VDD(VH)	High-Side Bias Voltage for V Phase IC
13 VS(W) High-Side Bias Voltage GND for W Phase IGBT Driving (14) - Dummy 15 VB(W) High-Side Bias Voltage for W Phase IGBT Driving 16 VDD(WH) High-Side Bias Voltage for W Phase IC (17) - Dummy 18 HIN(W) Signal Input for High-Side W Phase (19) - Dummy 20 VTS Voltage Output for LVIC Temperature Sensing Unit 21 LIN(U) Signal Input for Low-Side U Phase 22 LIN(V) Signal Input for Low-Side V Phase 23 LIN(W) Signal Input for Low-Side V Phase 24 VFO Fault Output 25 CFOD Capacitor for Fault Output Duration Selection 26 CIN Input for Current Protection 27 VSS Low-Side Common Supply Ground 28 VDD(L) Low-Side Bias Voltage for IC and IGBTs Driving (29) - Dummy (30) - Dummy Negative DC-Link Input for U Phase 32 NV Negative DC-Link Input for V Phase	(11)	-	Dummy
Commons	12	HIN(V)	Signal Input for High–Side V Phase
15 VB(W) High–Side Bias Voltage for W Phase IGBT Driving 16 VDD(WH) High–Side Bias Voltage for W Phase IC (17) — Dummy 18 HIN(W) Signal Input for High–Side W Phase (19) — Dummy 20 VTS Voltage Output for LVIC Temperature Sensing Unit 21 LIN(U) Signal Input for Low–Side U Phase 22 LIN(V) Signal Input for Low–Side V Phase 23 LIN(W) Signal Input for Low–Side W Phase 24 VFO Fault Output 25 CFOD Capacitor for Fault Output Duration Selection 26 CIN Input for Current Protection 27 VSS Low–Side Common Supply Ground 28 VDD(L) Low–Side Bias Voltage for IC and IGBTs Driving (29) — Dummy (30) — Dummy 31 NW Negative DC–Link Input for U Phase 32 NV Negative DC–Link Input for V Phase	13	VS(W)	High-Side Bias Voltage GND for W Phase IGBT Driving
16 VDD(WH) High–Side Bias Voltage for W Phase IC (17) — Dummy 18 HIN(W) Signal Input for High–Side W Phase (19) — Dummy 20 VTS Voltage Output for LVIC Temperature Sensing Unit 21 LIN(U) Signal Input for Low–Side U Phase 22 LIN(V) Signal Input for Low–Side V Phase 23 LIN(W) Signal Input for Low–Side W Phase 24 VFO Fault Output 25 CFOD Capacitor for Fault Output Duration Selection 26 CIN Input for Current Protection 27 VSS Low–Side Common Supply Ground 28 VDD(L) Low–Side Bias Voltage for IC and IGBTs Driving (29) — Dummy (30) — Dummy 31 NW Negative DC–Link Input for U Phase NV Negative DC–Link Input for V Phase	(14)	-	Dummy
Common	15	VB(W)	High-Side Bias Voltage for W Phase IGBT Driving
18 HIN(W) Signal Input for High–Side W Phase (19)	16	VDD(WH)	High-Side Bias Voltage for W Phase IC
Dummy	(17)	-	Dummy
20 VTS Voltage Output for LVIC Temperature Sensing Unit 21 LIN(U) Signal Input for Low-Side U Phase 22 LIN(V) Signal Input for Low-Side V Phase 23 LIN(W) Signal Input for Low-Side W Phase 24 VFO Fault Output 25 CFOD Capacitor for Fault Output Duration Selection 26 CIN Input for Current Protection 27 VSS Low-Side Common Supply Ground 28 VDD(L) Low-Side Bias Voltage for IC and IGBTs Driving 29 - Dummy 30 NW Negative DC-Link Input for U Phase 32 NV Negative DC-Link Input for V Phase	18	HIN(W)	Signal Input for High-Side W Phase
21 LIN(U) Signal Input for Low-Side U Phase 22 LIN(V) Signal Input for Low-Side V Phase 23 LIN(W) Signal Input for Low-Side W Phase 24 VFO Fault Output 25 CFOD Capacitor for Fault Output Duration Selection 26 CIN Input for Current Protection 27 VSS Low-Side Common Supply Ground 28 VDD(L) Low-Side Bias Voltage for IC and IGBTs Driving (29) - Dummy (30) - Dummy 31 NW Negative DC-Link Input for U Phase 32 NV Negative DC-Link Input for V Phase	(19)	-	Dummy
LIN(V) Signal Input for Low–Side V Phase LIN(W) Signal Input for Low–Side W Phase LIN(W) Signal Input for Low–Side W Phase VFO Fault Output CFOD Capacitor for Fault Output Duration Selection CIN Input for Current Protection VSS Low–Side Common Supply Ground VDD(L) Low–Side Bias Voltage for IC and IGBTs Driving VDD(L) Low–Side Bias Voltage for IC and IGBTs Driving NUM Negative DC–Link Input for U Phase NV Negative DC–Link Input for V Phase	20	VTS	Voltage Output for LVIC Temperature Sensing Unit
23 LIN(W) Signal Input for Low-Side W Phase 24 VFO Fault Output 25 CFOD Capacitor for Fault Output Duration Selection 26 CIN Input for Current Protection 27 VSS Low-Side Common Supply Ground 28 VDD(L) Low-Side Bias Voltage for IC and IGBTs Driving (29) - Dummy (30) - Dummy 31 NW Negative DC-Link Input for U Phase 32 NV Negative DC-Link Input for V Phase	21	LIN(U)	Signal Input for Low–Side U Phase
24 VFO Fault Output 25 CFOD Capacitor for Fault Output Duration Selection 26 CIN Input for Current Protection 27 VSS Low–Side Common Supply Ground 28 VDD(L) Low–Side Bias Voltage for IC and IGBTs Driving (29) – Dummy (30) – Dummy 31 NW Negative DC–Link Input for U Phase 32 NV Negative DC–Link Input for V Phase	22	LIN(V)	Signal Input for Low–Side V Phase
25 CFOD Capacitor for Fault Output Duration Selection 26 CIN Input for Current Protection 27 VSS Low–Side Common Supply Ground 28 VDD(L) Low–Side Bias Voltage for IC and IGBTs Driving (29) – Dummy (30) – Dummy 31 NW Negative DC–Link Input for U Phase 32 NV Negative DC–Link Input for V Phase	23	LIN(W)	Signal Input for Low–Side W Phase
26 CIN Input for Current Protection 27 VSS Low-Side Common Supply Ground 28 VDD(L) Low-Side Bias Voltage for IC and IGBTs Driving (29) - Dummy (30) - Dummy 31 NW Negative DC-Link Input for U Phase 32 NV Negative DC-Link Input for V Phase	24	VFO	Fault Output
27 VSS Low-Side Common Supply Ground 28 VDD(L) Low-Side Bias Voltage for IC and IGBTs Driving (29) - Dummy (30) - Dummy 31 NW Negative DC-Link Input for U Phase 32 NV Negative DC-Link Input for V Phase	25	CFOD	Capacitor for Fault Output Duration Selection
28 VDD(L) Low-Side Bias Voltage for IC and IGBTs Driving (29) - Dummy (30) - Dummy 31 NW Negative DC-Link Input for U Phase 32 NV Negative DC-Link Input for V Phase	26	CIN	Input for Current Protection
(29) – Dummy (30) – Dummy 31 NW Negative DC-Link Input for U Phase 32 NV Negative DC-Link Input for V Phase	27	VSS	Low-Side Common Supply Ground
(30) – Dummy 31 NW Negative DC–Link Input for U Phase 32 NV Negative DC–Link Input for V Phase	28	VDD(L)	Low-Side Bias Voltage for IC and IGBTs Driving
31 NW Negative DC-Link Input for U Phase 32 NV Negative DC-Link Input for V Phase	(29)	-	Dummy
32 NV Negative DC-Link Input for V Phase	(30)	-	Dummy
	31	NW	Negative DC-Link Input for U Phase
NU Negative DC-Link Input for W Phase	32	NV	Negative DC-Link Input for V Phase
	33	NU	Negative DC-Link Input for W Phase
34 W Output for U Phase	34	W	Output for U Phase
35 V Output for V Phase	35	V	Output for V Phase
36 U Output for W Phase	36	U	Output for W Phase
37 P Positive DC-Link Input	37	Р	Positive DC-Link Input
38 VTH Thermistor Bias Voltage (T) / Not connection	38	VTH	Thermistor Bias Voltage (T) / Not connection
39 RTH Series Resister for Thermistor (Temperature Detection) *optional for T	39	RTH	Series Resister for Thermistor (Temperature Detection) *optional for T

^{1.} Pins of () are the dummy for internal connection. These pins should be no connection.

ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$) (Note 2)

Rating	Symbol	Conditions	Value	Unit
Supply Voltage	VPN	P – NU, NV, NW	450	V
Supply Voltage (Surge)	VPN(Surge)	P – NU, NV, NW, (Note 3)	550	V
Self Protection Supply Voltage Limit (Short–Circuit Protection Capability)	VPN(PROT)	VDD = VBS = 13.5 V ~ 16.5 V, Tj = 150°C, Vces < 650 V, Non–Repetitive, < 2 us	400	V
Collector-Emitter Voltage	Vces		650	V
Maximum Repetitive Revers Voltage	VRRM		650	V
Each IGBT Collector Current	±lc		±20	Α
Each IGBT Collector Current (Peak)	±lcp	Under 1 ms Pulse Width	±40	Α
Control Supply Voltage	VDD	VDD(UH,VH,WH), VDD(L) – VSS	-0.3 to 20	V
High-Side Control Bias Voltage	VBS	VB(U) - VS(U), VB(V) - VS(V), VB(W) - VS(W)	-0.3 to 20	V
Input Signal Voltage	VIN	HIN(U), HIN(V), HIN(W), LIN(U), LIN(V), LIN(W) – VSS	-0.3 to VDD	V
Fault Output Supply Voltage	VFO	VFO - VSS	-0.3 to VDD	V
Fault Output Current	IFO	Sink Current at VFO pin	2	mA
Current Sensing Input Voltage	VCIN	CIN - VSS	-0.3 to VDD	V
Corrector Dissipation	Pc	Per One Chip	96	W
Operating Junction Temperature	Tj		-40 to +150	°C
Storage Temperature	Tstg		-40 to +125	°C
Module Case Operation Temperature	Tc		-40 to +125	°C
Isolation Voltage	Viso	60 Hz, Sinusoidal, AC 1 minute, Connection Pins to Heat Sink Plate	2500	V rms

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Rating	Symbol	Conditions	Min	Тур	Max	Unit
Junction to Case Thermal Resistance	Rth(j-c)Q	Inverter IGBT Part (per 1/6 Module)	ı	ı	1.3	°C/W
	Rth(j-c)F	Inverter FWDi Part (per 1/6 Module)	-	-	2.4	°C/W

^{4.} Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.

RECOMMENDED OPERATING RANGES (Note 5)

Rating	Symbol	Conditions		Min	Тур	Max	Unit
Supply Voltage	VPN	P – NU, NV, NW		-	300	400	V
Gate Driver Supply Voltages	VDD	VDD(UH,VH,WH), VDD(L)	- VSS	13.5	15	16.5	V
	VBS	VB(U) - VS(U), VB(V) - VS(V), VB(W) - VS(W)		13.0	15	18.5	V
Supply Voltage Variation	dVDD / dt dVBS / dt			-1	-	1	V/μs
PWM Frequency	fPWM			1		20	kHz
Dead Time	DT	Turn-off to Turn-on (exter	nal)	1.5	-	-	μs
Allowable r.m.s. Current	lo	VPN = 300 V, VDD = VD = 15 V,	fPWM = 5 kHz	-	-	20.5	A rms
	Т	P.F. = 0.8, Tc ≤ 125°C, Tj ≤ 150°C, (Note 5)	fPWM = 15 kHz	ı	-	15.4	

^{2.} Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.

^{3.} This surge voltage developed by the switching operation due to the wiring inductance between P and NU, NV, NW terminal.

RECOMMENDED OPERATING RANGES (Note 5) (continued)

Rating	Symbol	Conditions	Min	Тур	Max	Unit
Allowable Input Pulse Width	PWIN (on)	200 V ≤ VPN ≤ 400 V, 13.5 V ≤ VDD ≤ 16.5 V,	1.0	-	1	μs
	PWIN (off)	13.0 V ≤ VBS ≤ 18.5 V, -20°C ≤ Tc ≤ 100°C	1.5	1	1	
Package Mounting Torque		M3 Type Screw	0.6	0.7	0.9	Nm

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

- 5. Allowable r.m.s Current depends on the actual conditions.
- 6. Flatness tolerance of the heatsink should be within –50 μ m to +100 μ m.

ELECTRICAL CHARACTERISTICS (Tc = 25°C, VDD = 15 V, VBS = 15 V, unless otherwise noted) (Note 7)

Pa	arameter	Test Conditions	Symbol	Min	Тур	Max	Unit	
INVERTER S	SECTION			•	-	•		
	nitter Leakage	Vce = Vces, Tj = 25°C		Ices	-	-	1	mA
Current		Vce = Vces, Tj = 150°C			_	-	10	mA
Collector-En Voltage	nitter Saturation	VDD = VBS = 15 V, IN = 5 V Ic = 20 A, Tj = 25°C		VCE(sat)	-	1.60	2.30	V
		VDD = VBS = 15 V, IN = 5 V Ic = 20 A, Tj = 150°C			-	1.80	-	٧
FWDi Forwa	rd Voltage	IN = 0 V, If = 20 A, Tj = 25°C		VF	-	1.90	2.30	V
		IN = 0 V, If = 20 A, Tj = 150°C			_	1.90	-	V
High Side	Switching Times	VPN = 300 V, VDD(H) = VDD(L) =	15 V	ton	0.80	1.30	1.90	μS
		Ic = 20 A, Tj = 25°C, IN = 0 \Leftrightarrow 5 V Inductive Load		tc (on)	_	0.20	0.60	μS
				toff	_	1.40	2.00	μS
					_	0.20	0.70	μS
			trr	-	0.15	_	μS	
Low Side	Switching Times		VPN = 300 V, VDD(H) = VDD(L) = 15 V			1.40	2.00	μS
	Ic = 20 A, Tj = 25°C, IN = $0 \Leftrightarrow 5 \text{ V}$ Inductive Load		tc (on)	-	0.20	0.60	μS	
				toff	-	1.50	2.10	μS
				tc (off)	_	0.20	0.70	μs
			trr	_	0.15	_	μs	
DRIVER SEC	CTION	•					•	
Quiescent VI	OD Supply Current	VDD(UH,VH,WH) = 15 V, HIN(U,V,W) = 0 V	VDD(UH) – VSS VDD(VH) – VSS VDD(WH) – VSS	IQDDH	-	-	0.30	mA
		VDD(L) = 15 V, LIN(U, V, W) = 0 V	VDD(L) – VSS	IQDDL	-	-	3.50	mA
Operating VDD Supply Current		VDD(UH, VH, WH) = 15 V, fPWM = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for High–Side	VDD(UH) - VSS VDD(VH) - VSS VDD(WH) - VSS	IPDDH	-	-	0.40	mA
		VDD(L) = 15 V, fPWM = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for Low–Side	VDD(L) – VSS	IPDDL	-	-	6.00	mA
Quiescent VI	3S Supply Current	VBS = 15 V HIN(U, V, W) = 0 V	VB(U) - VS(U) VB(V) - VS(V) VB(W) - VS(W)	IQBS	-	-	0.30	mA

ELECTRICAL CHARACTERISTICS (Tc = 25°C, VDD = 15 V, VBS = 15 V, unless otherwise noted) (Note 7) (continued)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit	
DRIVER SECTION							
Operating VBS Supply Current	VDD = VBS = 15 V, fPWM = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for High–Side	VB(U) - VS(U) VB(V) - VS(V) VB(W) - VS(W)	IPBS	-	-	5.00	mA
ON Threshold Voltage	HIN(U, V, W) – VSS, LIN(U, V, W)	– VSS	VIN(ON)	-	-	2.6	V
OFF Threshold Voltage			VIN(OF)	0.8	-	_	V
Short Circuit Trip Level	VDD = 15 V, CIN-VSS		VCIN(ref)	0.46	0.48	0.50	V
Supply Circuit Under-Voltage	Detection Level	UVDDD	10.3	-	12.5	V	
Protection	Reset Level	UVDDR	10.8	-	13.0	V	
	Detection Level	UVBSD	10.0	-	12.0	V	
	Reset Level	UVBSR	10.5	-	12.5	V	
Voltage Output for LVIC Temperature Sensing Unit	VTS-VSS = 10 nF, Temp. = 25°C	VTS-VSS = 10 nF, Temp. = 25°C			1.030	1.155	V
Fault Output Voltage	VDD = 0 V, CIN = 0 V, VFO Circuit: 10 kΩ to 5 V Pull–up		VFOH	4.9	-	-	V
	VDD = 0 V, CIN = 1 V, VFO Circuit: 10 kΩ to 5 V Pull–up	VFOL	-	-	0.95	V	
Fault-Output Pulse Width	CFOD = 22 nF		tFOD	1.6	2.4	-	ms
BOOTSTRAP SECTION			-			-	
Bootstrap Diode Forward Voltage	If = 0.1 A		VF	3.4	4.6	5.8	V
Built-in Limiting Resistance			RBOOT	30	38	46	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 7. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
- 8. The fault—out pulse width tFOD depends on the capacitance value of CFOD according to the following approximate equation: tFOD = 0.1 x 10⁶ x CFOD (s).
- 9. Values based on design and/or characterization.




Figure 4. Temperature of LVIC versus VOT Characteristics

THERMISTOR CHARACTERISTIC

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Resistance	R ₂₅	Tc = 25°C	46.530	47	47.47	kΩ
Resistance	R ₁₂₅	Tc = 100°C	1.344	1.406	1.471	kΩ
B-Constant (25-50°C)	-	В	4009.5	4050	4090.5	К
Temperature Range	-	-	-40	-	+125	°C




Figure 5. Thermistor Resistance versus Case Temperature




MINI DIP39, 31.0x54.5 **CASE MODGC** ISSUE A

DATE 19 MAR 2019

NOTES


- DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 2009.
- ASML Y14.3M, 2009.
 CONTROLLING DIMENSION: MILLIMETERS
 DIMENSION to and c APPLY TO THE PLATED LEADS
 AND ARE MEASURED BETWEEN 1.00 AND 2.00
 FROM THE LEAD TIP.
- POSITION OF THE LEAD IS DETERMINED AT THE ROOT OF THE LEAD WHERE IT EXITS THE PACKAGE BODY.





	MILLIME LEKS					
DIM	MIN. NOM. MAX					
A	12.20	12.7	13.2			
A1	1.00	1.50	2.00			
A2	5.50	5.60	5.70			
A3		2.00 REF				
A4		1.55 REF				
A5		3.10 REF				
ь	0.90	1.00	1.10			
lo1	1.90	2.00	2.10			
p5	0.40	0.50	0.60			
b3	1.40	1.50	1.60			
c		0.50 REF				
D	54.40	54.50	54.60			
D3	3	9.25 RE	F			
D4		8.00 REF				
D5		22.00 RE	F			
D6	24.00 REF					
D7	21.85 REF					
D8	a	3.85 RE	F			


DETAIL A

	MILLIMETERS							
DIM	MIN.							
Ε	30.90	31.00	31.10					
E1		3.50 RE	F					
E2	ű	26.14 REI	F					
E3	1	2.35 REI	F					
E4		8.00 REF						
E5	35.40	35.90	36.40					
e		2.81 REF						
e1		7.62 BSC	;					
e2		6.60 BSC	;					
e3		3.30 BSC	:					
e4		5.35 REF	•					
e5		6.10 BSC	:					
e6		8.02 REF						
e7		1.78 BSC	:					
e8	_	0.35 REI						
e9		0.25 REI						
e10	_	3.60 REF						
e11		1.00 REF						
e12	0.89 BSC							
F	3.20	3.20 3.30 3.40						
F1	1.40	1.50	1.60					
L		5.60 REF						









GENERIC MARKING DIAGRAM*

XXXXXXXXXXXXXXXXX **ZZZATYWW**

XXXXX = Specific Device Code

= Assembly Lot Code ΑT = Assembly & Test Location

= Year = Work Week \/\/\/

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " • ", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON91300G	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (
DESCRIPTION:	MINI DIP39, 31.0x54.5		PAGE 1 OF 1

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthnotized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com **TECHNICAL SUPPORT**

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910

ON Semiconductor Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

For additional information, please contact your local Sales Representative