

EPROM/ROM-Based 8-Bit CMOS Microcontroller Series

Devices Included in this Data Sheet:

- PIC16C54
- PIC16CR54
- PIC16C55
- PIC16C56
- PIC16CR56
- PIC16C57
- PIC16CR57
- PIC16C58
- PIC16CR58

Note: 16C5X refers to all revisions of the part (i.e., 16C54 refers to 16C54, 16C54A, and 16C54C), unless specifically called out otherwise.

High-Performance RISC CPU:

- · Only 33 single word instructions to learn
- All instructions are single cycle (200 ns) except for program branches which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle

Device	Pins	I/O	EPROM/ ROM	RAM
PIC16C54	18	12	512	25
PIC16C54A	18	12	512	25
PIC16C54C	18	12	512	25
PIC16CR54A	18	12	512	25
PIC16CR54C	18	12	512	25
PIC16C55	28	20	512	24
PIC16C55A	28	20	512	24
PIC16C56	18	12	1K	25
PIC16C56A	18	12	1K	25
PIC16CR56A	18	12	1K	25
PIC16C57	28	20	2K	72
PIC16C57C	28	20	2K	72
PIC16CR57C	28	20	2K	72
PIC16C58B	18	12	2K	73
PIC16CR58B	18	12	2K	73

- · 12-bit wide instructions
- 8-bit wide data path
- Seven or eight special function hardware registers
- · Two-level deep hardware stack
- Direct, indirect and relative addressing modes for data and instructions

Peripheral Features:


- 8-bit real time clock/counter (TMR0) with 8-bit programmable prescaler
- Power-on Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable Code Protection
- Power saving SLEEP mode
- · Selectable oscillator options:
 - RC: Low-cost RC oscillator
 - XT: Standard crystal/resonator
 - HS: High-speed crystal/resonator
 - LP: Power saving, low-frequency crystal

CMOS Technology:

- Low-power, high-speed CMOS EPROM/ROM technology
- · Fully static design
- Wide-operating voltage and temperature range:
 - EPROM Commercial/Industrial 2.0V to 6.25V
 - ROM Commercial/Industrial 2.0V to 6.25V
 - EPROM Extended 2.5V to 6.0V
 - ROM Extended 2.5V to 6.0V
- Low-power consumption
 - < 2 mA typical @ 5V, 4 MHz
 - 15 μA typical @ 3V, 32 kHz
 - < 0.6 μA typical standby current (with WDT disabled) @ 3V, 0°C to 70°C

Note: In this document, figure and table titles refer to all varieties of the part number indicated, (i.e., The title "Figure 14-1: Load Conditions - PIC16C54A", also refers to PIC16LC54A and PIC16LV54A parts) unless specifically called out otherwise.

© 2000 Microchip Technology Inc. Preliminary DS30453C-page 1



Electrónica S.A. de C.V.

www.agelectronica.com

Device Differences

Device	Voltage Range	Oscillator Selection (Program)	Oscillator	Process Technology (Microns)	ROM Equivalent	MCLR Filter
PIC16C54	2.5-6.25	Factory	See Note 1	1.2	PIC16CR54A	No
PIC16C54A	2.0-6.25	User	See Note 1	0.9	_	No
PIC16C54C	2.5-5.5	User	See Note 1	0.7	PIC16CR54C	Yes
PIC16C55	2.5-6.25	Factory	See Note 1	1.7	-//	No
PIC16C55A	2.5-5.5	User	See Note 1	0.7	#	Yes
PIC16C56	2.5-6.25	Factory	See Note 1	1.7	//-	No
PIC16C56A	2.5-5.5	User	See Note 1	0.7	PIC16CR56A	Yes
PIC16C57	2.5-6.25	Factory	See Note 1	1.2	_	No
PIC16C57C	2.5-5.5	User	See Note 1	0.7	PIC16CR57C	Yes
PIC16C58B	2.5-5.5	User	See Note 1	0.7	PIC16CR58B	Yes
PIC16CR54A	2.5-6.25	Factory	See Note 1	1.2	N/A	Yes
PIC16CR54C	2.5-5.5	Factory	See Note 1	0.7	N/A	Yes
PIC16CR56A	2.5-5.5	Factory	See Note 1	0.7	N/A	Yes
PIC16CR57C	2.5-5.5	Factory	See Note 1	0.7	N/A	Yes
PIC16CR58B	2.5-5.5	Factory	See Note 1	0.7	N/A	Yes

Note 1: If you change from this device to another device, please verify oscillator characteristics in your application.

Note: The table shown above shows the generic names of the PIC16C5X devices. For device varieties, please refer to Section 2.0.



Table of Contents

1.0	General Description	5
2.0	PIC16C5X Device Varieties	
3.0	Architectural Overview	9
4.0	Memory Organization	15
5.0	I/O Ports	25
6.0	Timer0 Module and TMR0 Register	27
7.0	Special Features of the CPU	
8.0	Instruction Set Summary	43
9.0	Development Support	55
10.0	Electrical Characteristics - PIC16C54/55/56/57	
11.0	DC and AC Characteristics - PIC16C54/55/56/57	
12.0	Electrical Characteristics - PIC16CR54A	
13.0	Electrical Characteristics - PIC16C54A	
14.0	DC and AC Characteristics - PIC16C54A	
15.0	Electrical Characteristics - PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B	
	DC and AC Characteristics - PIC16C54C/CR54C/CS5A/C56A/CR56A/CR57C/CR57C/CS8B/CR58B	
17.0	Packaging Information	137
Appe	ndix A: Compatibility	149
Index		151
On-Li	ne Support	153
Read	er Response	154
PIC16	CC5X Product Identification System	155
PIC16	SC54/55/56/57 Product Identification System	156

To Our Valued Customers

Most Current Data Sheet

To automatically obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- · Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

1.0 GENERAL DESCRIPTION

The PIC16C5X from Microchip Technology is a family of low-cost, high performance, 8-bit, fully static, EPROM/ROM-based CMOS microcontrollers. It employs a RISC architecture with only 33 single word/single cycle instructions. All instructions are single cycle (200 ns) except for program branches which take two cycles. The PIC16C5X delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC16C5X products are equipped with special features that reduce system cost and power requirements. The Power-on Reset (POR) and Device Reset Timer (DRT) eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including the power-saving LP (Low Power) oscillator and cost saving RC oscillator. Power saving SLEEP mode, Watchdog Timer and Code Protection features improve system cost, power and reliability.

The UV erasable CERDIP packaged versions are ideal for code development, while the cost-effective One Time Programmable (OTP) versions are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers, while benefiting from the OTP's flexibility.

The PIC16C5X products are supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer and a full featured programmer. All the tools are supported on IBM® PC and compatible machines.

1.1 Applications

The PIC16C5X series fits perfectly in applications ranging from high-speed automotive and appliance motor control to low-power remote transmitters/receivers, pointing devices and telecom processors. The EPROM technology makes customizing application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make this microcontroller series perfect for applications with space limitations. Low-cost, low-power, high performance, ease of use and I/O flexibility make the PIC16C5X series very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic in larger systems, co-processor applications).



TABLE 1-1: PIC16C5X FAMILY OF DEVICES

		PIC16C54	PIC16CR54	PIC16C55	PIC16C56	PIC16CR56
Clock	Maximum Frequency of Operation (MHz)	20	20		20	20
	EPROM Program Memory (x12 words)	512		512	1K	_
Memory	ROM Program Memory (x12 words)	- //	512	_	_	1K
	RAM Data Memory (bytes)	25	25	24	25	25
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0
	I/O Pins	12	12	20	12	12
	Number of Instructions	33	33	33	33	33
Features	Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin DIP, SOIC; 28-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP

All PICmicro® Family devices have Power-on Reset, selectable Watchdog Timer, selectable Code Protect and high I/O current capability.

		PIC16C57	PIC16CR57	PIC16C58	PIC16CR58
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20
	EPROM Program Memory (x12 words)	2K	- //	2K	_
Memory	ROM Program Memory (x12 words)	_	2K	_	2K
	RAM Data Memory (bytes)	72	72	73	73
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0
	I/O Pins	20	20	12	12
	Number of Instructions	33	33	33	33
Features	Packages	28-pin DIP, SOIC; 28-pin SSOP	28-pin DIP, SOIC; 28-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP

All PICmicro® Family devices have Power-on Reset, selectable Watchdog Timer, selectable Code Protect and high I/O current capability.

www.agelectronica.com

2.0 PIC16C5X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC16C5X Product Identification System at the back of this data sheet to specify the correct part number.

For the PIC16C5X family of devices, there are four device types, as indicated in the device number:

- 1. **C**, as in PIC16**C**54C. These devices have EPROM program memory and operate over the standard voltage range.
- LC, as in PIC16LC54A. These devices have EPROM program memory and operate over an extended voltage range.
- 3. **CR**, as in PIC16**CR**54A. These devices have ROM program memory and operate over the standard voltage range.
- LCR, as in PIC16LCR54A. These devices have ROM program memory and operate over an extended voltage range.

2.1 UV Erasable Devices (EPROM)

The UV erasable versions, offered in CERDIP packages, are optimal for prototype development and pilot programs.

UV erasable devices can be programmed for any of the four oscillator configurations. Microchip's PICSTART® and PRO MATE® programmers both support programming of the PIC16C5X. Third party programmers also are available. Refer to the Third Party Guide for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 <u>Serialized</u> <u>Quick-Turnaround-Production</u> (SQTPSM) Devices

Microchip offers the unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, giving the customer a low cost option for high volume, mature products.

© 2000 Microchip Technology Inc. Preliminary DS30453C-page 7

NOTES:



Electrónica S.A. de C.V.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C5X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C5X uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12-bits wide making it possible to have all single word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (200ns @ 20MHz) except for program branches.

The PIC16C54/CR54 and PIC16C55 address 512 x 12 of program memory, the PIC16C56/CR56 address 1K x 12 of program memory, and the PIC16C57/CR57 and PIC16C58/CR58 address 2K x 12 of program memory. All program memory is internal.

The PIC16C5X can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory. The PIC16C5X has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C5X simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16C5X device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1.



© 2000 Microchip Technology Inc. Preliminary DS30453C-page 9

FIGURE 3-1: PIC16C5X SERIES BLOCK DIAGRAM




TABLE 3-1: PINOUT DESCRIPTION - PIC16C54s, PIC16CR54, PIC16C56, PIC16CR56, PIC16C758, PIC16C758

Name	DIP, SOIC No.	SSOP No.	I/O/P Type	Input Levels	Description
RA0	17	19	I/O	TTL	Bi-directional I/O port
RA1	18	20	I/O	TTL	
RA2	1	1	I/O	TTL	
RA3	2	2	I/O	TTL	
RB0	6	7	I/O	TTL	Bi-directional I/O port
RB1	7	8	I/O	TTL	
RB2	8	9	I/O	TTL	
RB3	9	10	I/O	TTL	
RB4	10	11	I/O	TTL	
RB5	11	12	I/O	TTL	
RB6	12	13	I/O	TTL	
RB7	13	14	I/O	TTL	
T0CKI	3	3	- 1	ST	Clock input to Timer0. Must be tied to Vss or VDD, if not in
	//				use, to reduce current consumption.
MCLR/VPP	4	4	-	ST	Master clear (RESET) input/programming voltage input. This
	/				pin is an active low RESET to the device. Voltage on the
					MCLR/VPP pin must not exceed VDD to avoid unintended
//					entering of programming mode.
OSC1/CLKIN	16	18	1	ST	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	0	_	Oscillator crystal output. Connects to crystal or resonator in
//					crystal oscillator mode. In RC mode, OSC2 pin outputs
					CLKOUT, which has 1/4 the frequency of OSC1 and denotes
		<u></u>			the instruction cycle rate.
VDD	14	15,16	Р	_	Positive supply for logic and I/O pins.
Vss	5	5,6	Р	_	Ground reference for logic and I/O pins.

Legend: I = input, O = output, I/O = input/output, P = power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input

Electrónica S.A. de C.V.

TABLE 3-2: PINOUT DESCRIPTION - PIC16C55, PIC16C57, PIC16CR57

Name	DIP, SOIC No.	SSOP No.	I/O/P Type	Input Levels	Description
RA0	6	5	I/O	TTL	Bi-directional I/O port
RA1	7	6	I/O	TTL	·
RA2	8	7	I/O	TTL	
RA3	9	8	I/O	TTL	
RB0	10	9	I/O 🦼	TTL	Bi-directional I/O port
RB1	11	10	I/O	TTL	
RB2	12	11	I/O	TTL	
RB3	13	12	I/O	TTL	
RB4	14	13	I/O	TTL	
RB5	15	15	I/O	TTL	
RB6	16	16	I/O	TTL	
RB7	17	17	I/O	TTL	
RC0	18	18	I/O	TTL	Bi-directional I/O port
RC1	19	19	I/O	TTL	
RC2	20	20	I/O	TTL	
RC3	21	21	I/O	TTL	
RC4	22	22	I/O	TTL	
RC5	23	23	I/O	TTL	
RC6	24	24	I/O	TTL	
RC7	25	25	I/O	TTL	
T0CKI	1	2	I	ST	Clock input to Timer0. Must be tied to Vss or VDD if not in use
					to reduce current consumption.
MCLR	28	28	I	ST	Master clear (RESET) input. This pin is an active low RESET to the device.
OSC1/CLKIN	27	27	ı	ST	Oscillator crystal input/external clock source input.
				31	
OSC2/CLKOUT	26	26	0		Oscillator crystal output. Connects to crystal or resonator in
					crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes
					the instruction cycle rate.
VDD	2	3,4	Р		Positive supply for logic and I/O pins.
Vss	4	1,14	P	_	Ground reference for logic and I/O pins.
N/C	3,5		<u> </u>		Unused, do not connect.
		/O :		4.5	wer — - Not Used TTL - TTL input ST - Schmitt Trigger input

Legend: I = input, O = output, I/O = input/output, P = power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter is incremented every Q1 and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 3-2 and Example 3-1.


3.2 <u>Instruction Flow/Pipelining</u>

An Instruction Cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE



EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

NOTES:



Electrónica S.A. de C.V.

4.0 MEMORY ORGANIZATION

PIC16C5X memory is organized into program memory and data memory. For devices with more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using one or two STATUS Register bits. For devices with a data memory register file of more than 32 registers, a banking scheme is used. Data memory banks are accessed using the File Selection Register (FSR).

4.1 Program Memory Organization

The PIC16C54, PIC16CR54 and PIC16C55 have a 9-bit Program Counter (PC) capable of addressing a 512 x 12 program memory space (Figure 4-1). The PIC16C56 and PIC16CR56 have a 10-bit Program Counter (PC) capable of addressing a 1K x 12 program memory space (Figure 4-2). The PIC16CR57, PIC16C58 and PIC16CR58 have an 11-bit Program Counter capable of addressing a 2K x 12 program memory space (Figure 4-3). Accessing a location above the physically implemented address will cause a wraparound.

A NOP at the RESET vector location will cause a restart at location 000h. The RESET vector for the PIC16C54, PIC16CR54 and PIC16C55 is at 1FFh. The RESET vector for the PIC16C56 and PIC16CR56 is at 3FFh. The RESET vector for the PIC16C57, PIC16CR57, PIC16C58, and PIC16CR58 is at 7FFh.

FIGURE 4-1: PIC16C54/CR54/C55
PROGRAM MEMORY MAP
AND STACK




FIGURE 4-2: PIC16C56/CR56 PROGRAM MEMORY MAP AND STACK





FIGURE 4-3: PIC16C57/CR57/C58/
CR58 PROGRAM MEMORY
MAP AND STACK



4.2 <u>Data Memory Organization</u>

Data memory is composed of registers, or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers and General Purpose Registers.

The Special Function Registers include the TMR0 register, the Program Counter (PC), the Status Register, the I/O registers (ports) and the File Select Register (FSR). In addition, Special Purpose Registers are used to control the I/O port configuration and prescaler options.

The General Purpose Registers are used for data and control information under command of the instructions.

For the PIC16C54, PIC16CR54, PIC16C56 and PIC16CR56, the register file is composed of 7 Special Function Registers and 25 General Purpose Registers (Figure 4-4).

For the PIC16C55, the register file is composed of 8 Special Function Registers and 24 General Purpose Registers.


For the PIC16C57 and PIC16CR57, the register file is composed of 8 Special Function Registers, 24 General Purpose Registers and up to 48 additional General Purpose Registers that may be addressed using a banking scheme (Figure 4-5).

For the PIC16C58 and PIC16CR58, the register file is composed of 7 Special Function Registers, 25 General Purpose Registers and up to 48 additional General Purpose Registers that may be addressed using a banking scheme (Figure 4-6).

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is accessed either directly or indirectly through the File Select Register (FSR). The FSR Register is described in Section 4.7.

FIGURE 4-4: PIC16C54, PIC16CR54,
PIC16C55, PIC16C56,
PIC16CR56 REGISTER FILE
MAP



2: PIC16C55 only, in all other devices this is implemented as a general purpose register.

S.A. de C.V.

www.agelectronica.com

FIGURE 4-5: PIC16C57/CR57 REGISTER FILE MAP





FIGURE 4-6: PIC16C58/CR58 REGISTER FILE MAP



4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The Special Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on MCLR and WDT Reset
N/A	TRIS	I/O Cont	rol Regis	ters (TRIS	1111 1111	1111 1111					
N/A	OPTION	Contains	s control b	oits to con	caler	11 1111	11 1111				
00h	INDF	Uses co	ntents of	FSR to a	register)	xxxx xxxx	uuuu uuuu				
01h	TMR0	8-bit rea	I-time clo	ck/counte	7	xxxx xxxx	uuuu uuuu				
02h ⁽¹⁾	PCL	Low ord	er 8 bits o	of PC						1111 1111	1111 1111
03h	STATUS	PA2	PA1	PA0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR	Indirect	data men	nory addre	ess point	er				1xxx xxxx ⁽³⁾	1uuu uuuu ⁽³⁾
05h	PORTA	_	_	_	_	RA3	RA2	RA1	RA0	xxxx	uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
07h ⁽²⁾	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu

Legend: Shaded boxes = unimplemented or unused, - = unimplemented, read as '0' (if applicable) x = unknown, y =

- **Note 1:** The upper byte of the Program Counter is not directly accessible. See Section 4.5 for an explanation of how to access these bits.
 - 2: File address 07h is a General Purpose Register on the PIC16C54, PIC16CR54, PIC16C56, PIC16CR56, PIC16C58 and PIC16CR58.
 - 3: For the PIC16C54 and PIC16C55, the value on RESET is 111x xxxx and for MCLR and WDT Reset, the value is 111u uuuu.

www.agelectronica.com

4.3 STATUS Register

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bits for program memories larger than 512 words.

The STATUS Register can be the destination for any instruction, as with any other register. If the STATUS Register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS Register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS Register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions be used to alter the STATUS Register because these instructions do not affect the Z, DC or C bits from the STATUS Register. For other instructions which do affect STATUS Bits, see Section 8.0, Instruction Set Summary.

REGISTER 4-1: STATUS REGISTER (ADDRESS:03h)

R/W-0	R/W-0	R/W-0	<u>R-1</u>	<u>R-1</u>	R/W-x	R/W-x	R/W-x				
PA2	PA1	PA0	TO	PD	Z	DC	С	R = Readable bit			
bit7	6	5	4	3	2	1	bit0	W = Writable bit - n = Value at POR reset			
bit 7:	Use of the	bit unused a PA2 bit as ity with futur	a general p	ourpose rea	nd/write bit is	not recomm	ended, sinc	e this may affect upward			
oit 6-5:	00 = Page 01 = Page 10 = Page 11 = Page Each page Using the	0 (000h - 1 1 (200h - 3 2 (400h - 5 3 (600h - 7 e is 512 wor PA<1:0> bit	FFh) - PIC BFFh) - PIC BFFh) - PIC FFh) - PIC ds. s as gener	16C56/CR 16C56/CR 16C57/CR 16C57/CR	56, PIC16C5 56, PIC16C5 57, PIC16C5 57, PIC16C5 read/write bi	17/CR57, PIC 17/CR57, PIC 18/CR58 18/CR58 ts in devices	016C58/CR5 016C58/CR5 which do no				
oit 4:	0 = A WD PD: Power 1 = After p	ower-up, CI Γ time-out o	ccurred by the CLR	WDT instru	SLEEP instru	ction	A.	de C.V			
bit 2:		sult of an a			ation is zero ation is not z	ero					
bit 1:											
bit 0:	ADDWF		or ADDWF, S	SUBWF	RRF, RLF ins	tructions)	RRF or R	RLF			
	1 = A carr			1 = A bo							


DS30453C-page 19 **Preliminary** © 2000 Microchip Technology Inc.

4.4 OPTION Register

The OPTION Register is a 6-bit wide, write-only register which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W Register will be transferred to the OPTION Register. A RESET sets the OPTION<5:0> bits.

REGISTER 4-2: OPTION REGISTER



www.agelectronica.com

4.5 **Program Counter**

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one, every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The PC Latch (PCL) is mapped to PC<7:0> (Figure 4-7 and Figure 4-8).

For the PIC16C56, PIC16CR56, PIC16C57, PIC16CR57, PIC16C58 and PIC16CR58, a page number must be supplied as well. Bit5 and bit6 of the STATUS Register provide page information to bit9 and bit10 of the PC (Figure 4-8 and Figure 4-9).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-7 and Figure 4-8).

Instructions where the PCL is the destination, or Modify PCL instructions, include MoVWF PC, ADDWF PC, and BSF PC, 5.

For the PIC16C56, PIC16CR56, PIC16C57, PIC16CR57, PIC16CR57, PIC16C58 and PIC16CR58, a page number again must be supplied. Bit5 and bit6 of the STATUS Register provide page information to bit9 and bit10 of the PC (Figure 4-8 and Figure 4-9).

Note: Because PC<8> is cleared in the CALL instruction, or any Modify PCL instruction, all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

FIGURE 4-7: LOADING OF PC
BRANCH INSTRUCTIONS PIC16C54, PIC16CR54,
PIC16C55




FIGURE 4-8: LOADING OF PC
BRANCH INSTRUCTIONS PIC16C56/PIC16CR56





FIGURE 4-9: LOADING OF PC BRANCH INSTRUCTIONS PIC16C57/PIC16CR57, AND



4.5.1 PAGING CONSIDERATIONS –
PIC16C56/CR56, PIC16C57/CR57 AND
PIC16C58/CR58

If the Program Counter is pointing to the last address of a selected memory page, when it increments it will cause the program to continue in the next higher page. However, the page preselect bits in the STATUS Register will not be updated. Therefore, the next GOTO, CALL or modify PCL instruction will send the program to the page specified by the page preselect bits (PA0 or PA<1:0>).

For example, a NOP at location 1FFh (page 0) increments the PC to 200h (page 1). A GOTO $\times\times\times$ at 200h will return the program to address 0xxh on page 0 (assuming that PA<1:0> are clear).

To prevent this, the page preselect bits must be updated under program control.

4.5.2 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page (e.g., the RESET vector).

The STATUS Register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction at the RESET vector location will automatically cause the program to jump to page 0.

4.6 Stack

PIC16C5X devices have a 10-bit or 11-bit wide, two-level hardware push/pop stack.

A CALL instruction will push the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will pop the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than two sequential RETLW's are executed, the stack will be filled with the address previously stored in level 2. Note that the W Register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

For the RETLW instruction, the PC is loaded with the Top of Stack (TOS) contents. All of the devices covered in this data sheet have a two-level stack. The stack has the same bit width as the device PC.

4.7 <u>Indirect Data Addressing; INDF and</u> FSR Registers

The INDF Register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR Register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 4-1: INDIRECT ADDRESSING

- Register file 08 contains the value 10h
- Register file 09 contains the value 0Ah
- · Load the value 08 into the FSR Register
- A read of the INDF Register will return the value
- Increment the value of the FSR Register by one (FSR = 09h)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF Register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

	movlw	0x10	;initialize pointer
	movwf	FSR	; to RAM
NEXT	clrf	INDF	clear INDF Register;
	incf	FSR,F	;inc pointer
	btfsc	FSR,4	;all done?
	goto	NEXT	;NO, clear next
CONTINUE			
	:		;YES, continue


The FSR is either a 5-bit (PIC16C54, PIC16CR54, PIC16C55), 6-bit (PIC16C56, PIC16CR56), or 7-bit (PIC16C57s, PIC16CR57, PIC16C85, PIC16CR58) wide register. It is used in conjunction with the INDF Register to indirectly address the data memory area.

The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.

PIC16C54, PIC16CR54, PIC16C55: These do not use banking. FSR<6:5> bits are unimplemented and read as '1's.

PIC16C57, PIC16CR57, PIC16C58, PIC16CR58: FSR<6:5> are the bank select bits and are used to select the bank to be addressed (00 = bank 0, 01 = bank 1, 10 = bank 2, 11 = bank 3).

FIGURE 4-10: DIRECT/INDIRECT ADDRESSING



NOTES:



Electrónica S.A. de C.V.

5.0 I/O PORTS

As with any other register, the I/O Registers can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers (TRISA, TRISB, TRISC) are all set.

5.1 PORTA

PORTA is a 4-bit I/O Register. Only the low order 4 bits are used (RA<3:0>). Bits 7-4 are unimplemented and read as '0's.

5.2 PORTB

PORTB is an 8-bit I/O Register (PORTB<7:0>).

5.3 PORTC

PORTC is an 8-bit I/O Register for PIC16C55, PIC16C57 and PIC16CR57.

PORTC is a General Purpose Register for PIC16C54, PIC16CR54, PIC16C56, PIC16C58 and PIC16CR58.

5.4 TRIS Registers

The Output Driver Control Registers are loaded with the contents of the W Register by executing the TRIS f instruction. A '1' from a TRIS Register bit puts the corresponding output driver in a hi-impedance (input) mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer.

Note: A read of the ports reads the pins, not the output data latches. That is, if an output driver on a pin is enabled and driven high, but the external system is holding it low, a read of the port will indicate that the pin is low.

The TRIS Registers are "write-only" and are set (output drivers disabled) upon RESET.

5.5 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 5-1. All ports may be used for both input and output operation. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF PORTB, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB) must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin can be programmed individually as input or output.

FIGURE 5-1: EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN




TABLE 5-1: SUMMARY OF PORT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
N/A	TRIS	I/O Cont	rol Regist	ters (TRIS		1111 1111	1111 1111				
05h	PORTA	_	_	_	_	RA3	RA2	RA1	RA0	xxxx	uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu

Legend: Shaded boxes = unimplemented, read as '0', — = unimplemented, read as '0', x = unknown, u = unchanged

5.6 I/O Programming Considerations

5.6.1 BI-DIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU, bit5 to be set and the PORTB value to be written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (say bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential read-modify-write instructions (e.g., BCF, BSF, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.


EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

```
; Initial PORT Settings
; PORTB<7:4> Inputs
; PORTB<3:0> Outputs
;PORTB<7:6> have external pull-ups and are
;not connected to other circuitry
                    PORT latch PORT pins
;
  BCF
        PORTB, 7
                    ;01pp pppp
                                 11pp pppp
  BCF
        PORTB. 6
                    ;10pp pppp
                                 11pp pppp
  MOVLW 03Fh
        PORTB
                    ;10pp pppp
                                 10pp pppp
; Note that the user may have expected the pin
; values to be 00pp pppp. The 2nd BCF caused
;RB7 to be latched as the pin value (High).
```

5.6.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.





6.0 TIMERO MODULE AND TMRO REGISTER

The Timer0 module has the following features:

- · 8-bit timer/counter register, TMR0
 - Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
 - Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module, while Figure 6-2 shows the electrical structure of the Timer0 input.

Timer mode is selected by clearing the TOCS bit (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 6-3 and Figure 6-4). The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The incrementing edge is determined by the source edge select bit T0SE (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.1.

Note: The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both.

The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. Section 6.2 details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 6-1.

FIGURE 6-1: TIMERO BLOCK DIAGRAM



Note 1: Bits TOCS, TOSE, PSA, PS2, PS1 and PS0 are located in the OPTION register.

2: The prescaler is shared with the Watchdog Timer (Figure 6-6).

FIGURE 6-2: ELECTRICAL STRUCTURE OF TOCKI PIN




FIGURE 6-3: TIMERO TIMING: INTERNAL CLOCK/NO PRESCALE




FIGURE 6-4: TIMERO TIMING: INTERNAL CLOCK/PRESCALE 1:2




TABLE 6-1: REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on MCLR and WDT Reset
01h	TMR0	Timer0	- 8-bit re	al-time c	xxxx xxxx	uuuu uuuu					
N/A	OPTION	_		T0CS	T0SE	PSA	PS2	PS1	PS0	11 1111	11 1111

Legend: Shaded cells: Unimplemented bits, - = unimplemented, x = unknown, u = unchanged.

Electrónica S.A. de C.V.

6.1 <u>Using Timer0 with an External Clock</u>

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (ToSc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.1.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.1.2 TIMERO INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.





- **Note 1:** Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc. (Duration of Q = Tosc). Therefore, the error in measuring the interval between two edges on Timer0 input = \pm 4Tosc max.
 - 2: External clock if no prescaler selected, prescaler output otherwise.
 - 3: The arrows indicate the points in time where sampling occurs.

6.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (WDT), respectively (Section 6.1.2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1,x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a RESET, the prescaler contains all '0's.

6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)

1.CLRWDT ;Clear WDT 2.CLRF ;Clear TMR0 & Prescaler TMR0 3.MOVLW '00xx1111'b ; These 3 lines (5, 6, 7) 4.OPTION ; are required only if ; desired 5.CLRWDT ;PS<2:0> are 000 or ;001 6.MOVLW '00xx1xxx'b ;Set Postscaler to 7. OPTION ; desired WDT rate

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.


EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT ;Clear WDT and ;prescaler

MOVLW 'xxxx0xxx' ;Select TMR0, new ;prescale value and ;clock source

OPTION

FIGURE 6-6: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



7.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits that deal with the needs of real-time applications. The PIC16C5X family of microcontrollers has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- · Oscillator selection
- RESET
- Power-on Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT)
- SLEEP
- · Code Protection
- · ID locations

The PIC16C5X Family has a Watchdog Timer, which can be shut off only through configuration bit WDTE. It runs off of its own RC oscillator for added reliability. There is an 18 ms delay provided by the Device Reset Timer (DRT), intended to keep the chip in RESET until the crystal oscillator is stable. With this timer on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external RESET or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

7.1 Configuration Bits

Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type and one bit is the Watchdog Timer enable bit. Nine bits are code protection bits (Figure 7-1 and Figure 7-2) for the PIC16C54, PIC16CR54, PIC16C56, PIC16CR56, PIC16C58, and PIC16CR58 devices.

QTP or ROM devices have the oscillator configuration programmed at the factory and these parts are tested accordingly (see "Product Identification System" diagrams in the back of this data sheet).

FIGURE 7-1: CONFIGURATION WORD FOR PIC16CR54A/C54C/CR54C/C55A/C56A/CR56A/C57C/C58B/CR58B





FIGURE 7-2: CONFIGURATION WORD FOR PIC16C54/C54A/C55/C56/C57



Electrónica S.A. de C.V.

7.2 Oscillator Configurations

7.2.1 OSCILLATOR TYPES

PIC16C5Xs can be operated in four different oscillator modes. The user can program two configuration bits (Fosc<1:0>) to select one of these four modes:

LP: Low Power CrystalXT: Crystal/Resonator

XT: Crystal/Resonator

HS: High Speed Crystal/Resonator


RC: Resistor/Capacitor

Note: Not all oscillator selections available for all parts. See Section 7.1.

7.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 7-3). The PIC16C5X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source drive the OSC1/CLKIN pin (Figure 7-4).

FIGURE 7-3: CRYSTAL OPERATION
(OR CERAMIC RESONATOR)
(HS, XT OR LP OSC
CONFIGURATION)



Note 1: See Capacitor Selection tables for recommended values of C1 and C2.

- 2: A series resistor (RS) may be required for AT strip cut crystals.
- 3: RF varies with the crystal chosen (approx. value = 10 M Ω).

FIGURE 7-4: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 7-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC16C5X, PIC16CR5X

Osc Type	Resonator Freq	Cap. Range C1	Cap. Range C2
XT	455 kHz	22-100 pF	22-100 pF
	2.0 MHz	15-68 pF	15-68 pF
	4.0 MHz	15-68 pF	15-68 pF
HS	4.0 MHz	15-68 pF	15-68 pF
	8.0 MHz	10-68 pF	10-68 pF
	16.0 MHz	10-22 pF	10-22 pF

Note: These values are for design guidance only.
Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 7-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR - PIC16C5X. PIC16CR5X

	-1101003X, 110100K3X				
Osc	Resonator	Cap.Range	Cap. Range		
Type	Freq	C1	C2		
LP	32 kHz ⁽¹⁾	15 pF	15 pF		
	100 kHz	15-30 pF	30-47 pF		
	200 kHz	15-30 pF	15-82 pF		
XT	100 kHz	15-30 pF	200-300 pF		
	200 kHz	15-30 pF	100-200 pF		
	455 kHz	15-30 pF	15-100 pF		
	1 MHz	15-30 pF	15-30 pF		
	2 MHz	15-30 pF	15-30 pF		
	4 MHz	15-47 pF	15-47 pF		
HS	4 MHz	15-30 pF	15-30 pF		
	8 MHz	15-30 pF	15-30 pF		
	20 MHz	15-30 pF	15-30 pF		

Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.

2: These values are for design guidance only. Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.


Note: If you change from one device to another device, please verify oscillator characteristics in your application.

7.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance or one with series resonance.

Figure 7-5 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 $k\Omega$ resistor provides the negative feedback for stability. The 10 $k\Omega$ potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.


FIGURE 7-5: EXTERNAL PARALLEL
RESONANT CRYSTAL
OSCILLATOR CIRCUIT
(USING XT, HS OR LP
OSCILLATOR MODE)



Note: If you change from one device to another device, please verify oscillator characteristics in your application.

This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 7-6: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT (USING XT, HS OR LP OSCILLATOR MODE)



Note: If you change from one device to another device, please verify oscillator characteristics in your application.

7.2.4 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used.

Figure 7-7 shows how the R/C combination is connected to the PIC16C5X. For REXT values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high REXT values (e.g., 1 M Ω) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping REXT between 3 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (CEXT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.


www.agelectronica.com

The Electrical Specification sections show RC frequency variation from part to part due to normal process variation.

Also, see the Electrical Specification sections for variation of oscillator frequency due to VDD for given REXT/CEXT values, as well as frequency variation due to operating temperature for given R, C and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic.

FIGURE 7-7: RC OSCILLATOR MODE



Note: If you change from one device to another device, please verify oscillator characteristics in your application.

7.3 RESET

PIC16C5X devices may be RESET in one of the following ways:

- Power-on Reset (POR)
- MCLR Reset (normal operation)
- MCLR Wake-up Reset (from SLEEP)
- WDT Reset (normal operation)
- WDT Wake-up Reset (from SLEEP)

Table 7-3 shows these RESET conditions for the PCL and STATUS registers.

Some registers are not affected in any RESET condition. Their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on Power-on Reset (POR), MCLR or WDT Reset. A MCLR or WDT Wake-up from SLEEP also results in a device RESET, and not a continuation of operation before SLEEP.

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits (STATUS <4:3>) are set or cleared depending on the different RESET conditions (Section 7.7). These bits may be used to determine the nature of the RESET.

Table 7-4 lists a full description of RESET states of all registers. Figure 7-8 shows a simplified block diagram of the on-chip RESET circuit.

Electrónica S.A. de C.V.

TABLE 7-3: RESET CONDITIONS FOR SPECIAL REGISTERS

Condition	PCL Addr: 02h	STATUS Addr: 03h
Power-on Reset	1111 1111	0001 1xxx
MCLR Reset (normal operation)	1111 1111	000u uuuu (1)
MCLR Wake-up (from SLEEP)	1111 1111	0001 Ouuu
WDT Reset (normal operation)	1111 1111	0000 uuuu (2)
WDT Wake-up (from SLEEP)	1111 1111	0000 Ouuu

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: TO and PD bits retain their last value until one of the other RESET conditions occur.

2: The CLRWDT instruction will set the TO and PD bits.

TABLE 7-4: RESET CONDITIONS FOR ALL REGISTERS

Register	Address	Power-on Reset	MCLR or WDT Reset
W	N/A	xxxx xxxx	uuuu uuuu
TRIS	N/A	1111 1111	1111 1111
OPTION	N/A	11 1111	11 1111
INDF	00h	xxxx xxxx	uuuu uuuu
TMR0	01h	xxxx xxxx	uuuu uuuu
PCL ⁽¹⁾	02h	1111 1111	1111 1111
STATUS ⁽¹⁾	03h	0001 1xxx	000q quuu
FSR	04h	1xxx xxxx	1uuu uuuu
PORTA	05h	xxxx	uuuu
PORTB	06h	xxxx xxxx	uuuu uuuu
PORTC ⁽²⁾	07h	xxxx xxxx	uuuu uuuu
General Purpose Register Files	07-7Fh	xxxx xxxx	uuuu uuuu


Legend: u = unchanged, x = unknown, - = unimplemented, read as '0',

q = see tables in Section 7.7 for possible values.

Note 1: See Table 7-3 for RESET value for specific conditions.

2: General purpose register file on PIC16C54/CR54/C56/CR56/C58/CR58.

FIGURE 7-8: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



7.4 Power-on Reset (POR)

The PIC16C5X family incorporates on-chip Power-on Reset (POR) circuitry which provides an internal chip RESET for most power-up situations. To use this feature, the user merely ties the $\overline{\text{MCLR}}/\text{VPP}$ pin to VDD. A simplified block diagram of the on-chip Power-on Reset circuit is shown in Figure 7-8.

The Power-on Reset circuit and the Device Reset Timer (Section 7.5) circuit are closely related. On power-up, the Reset Latch is set and the DRT is RESET. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the Reset Latch and thus end the on-chip RESET signal.

A power-up example where MCLR is not tied to VDD is shown in Figure 7-10. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of RESET TDRT msec after MCLR goes high.


In Figure 7-11, the on-chip Power-on Reset feature is being used (MCLR and VDD are tied together). The VDD is stable before the start-up timer times out and there is no problem in getting a proper RESET. However, Figure 7-12 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses a high on the MCLR/VPP pin, and when the MCLR/VPP pin (and VDD) actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is, therefore, not guaranteed to function correctly. For such situations, we recommend that external (RESET) BOR circuits or external RC circuits be used to achieve longer POR delay times (Figure 7-9).

Note: When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For more information on PIC16C5X POR, see *Power-Up Considerations* - AN522 in the <u>Embedded</u> Control Handbook.

The POR circuit does not produce an internal RESET when VDD declines.

FIGURE 7-9: EXAMPLE OF EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- External Power-on Reset circuit is required only if VDD power-up is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
- R < 40 k Ω is recommended to make sure that voltage drop across R does not violate the device electrical specification.
- R1 = 100Ω to 1 k Ω will limit any current flowing into \overline{MCLR} from external capacitor C in the event of \overline{MCLR} pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).



FIGURE 7-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD)




FIGURE 7-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME





FIGURE 7-12: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE TIME



DS30453C-page 38 **Preliminary** © 2000 Microchip Technology Inc.

7.5 <u>Device Reset Timer (DRT)</u>

The Device Reset Timer (DRT) provides a fixed 18 ms nominal time-out on RESET. The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows VDD to rise above VDD min., and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 ms after the voltage on the MCLR/VPP pin has reached a logic high (VIH) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The Device Reset time delay will vary from device to device due to VDD, temperature, and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out. This is particularly important for applications using the WDT to wake the PIC16C5X from SLEEP mode automatically.



7.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins have been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP, a WDT Reset or Wake-up Reset generates a device RESET.

The TO bit (STATUS<4>) will be cleared upon a Watchdog Timer Reset.

The WDT can be permanently disabled by programming the configuration bit WDTE as a '0' (Section 7.1). Refer to the PIC16C5X Programming Specifications (Literature Number DS30190) to determine how to access the configuration word.

7.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

7.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device RESET.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT Wake-up Reset.

© 2000 Microchip Technology Inc. Preliminary DS30453C-page 39

FIGURE 7-13: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 7-5: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on MCLR and WDT Reset
N/A	OPTION			T0CS	T0SE	PSA	PS2	PS1	PS0	11 1111	11 1111

Electrónica S.A. de C.V.

www.agelectronica.com

7.7 <u>Time-Out Sequence and Power-down</u> Status Bits (TO/PD)

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be tested to determine if a RESET condition has been caused by a power-up condition, a $\overline{\text{MCLR}}$ or Watchdog Timer (WDT) Reset, or a $\overline{\text{MCLR}}$ or WDT Wake-up Reset.

TABLE 7-6: TO/PD STATUS AFTER RESET

TO	PD	RESET was caused by
1	1	Power-up (POR)
u	u	MCLR Reset (normal operation) ⁽¹⁾
1	0	MCLR Wake-up Reset (from SLEEP)
0	1	WDT Reset (normal operation)
0	0	WDT Wake-up Reset (from SLEEP)

Legend: u = unchanged

Note 1: The TO and PD bits maintain their status (u) until a RESET occurs. A low-pulse on the MCLR input does not change the TO and PD status bits.

These STATUS bits are only affected by events listed in Table 7-7.

TABLE 7-7: EVENTS AFFECTING TO/PD STATUS BITS

		_	
Event	ТО	PD	Remarks
Power-up	1	1	
WDT Time-out	0	u	No effect on PD
SLEEP instruction	1	0	
CLRWDT instruction	1	1	

Legend: u = unchanged

Noto:

A WDT time-out will occur regardless of the status of the $\overline{\text{TO}}$ bit. A SLEEP instruction will be executed, regardless of the status of the $\overline{\text{PD}}$ bit.

Table 7-3 lists the RESET conditions for the Special Function Registers, while Table 7-4 lists the RESET conditions for all the registers.

7.8 RESET on Brown-Out

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.

To reset PIC16C5X devices when a brown-out occurs, external brown-out protection circuits may be built, as shown in Figure 7-14 and Figure 7-15.

FIGURE 7-14: BROWN-OUT PROTECTION CIRCUIT 1






FIGURE 7-15: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

FIGURE 7-16: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both "active high and active low" RESET pins. There are 7 different trip point selections to accommodate 5V and 3V systems.

7.9 Power-down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (wake-up from SLEEP).

7.9.1 SLEEP

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the TO bit (STATUS<4>) is set, the PD bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low, or hi-impedance).

It should be noted that a RESET generated by a WDT time-out does not drive the MCLR/VPP pin low.

For lowest current consumption while powered down, the T0CKI input should be at VDD or Vss and the MCLR/VPP pin must be at a logic high level.

7.9.2 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- An external RESET input on MCLR/VPP pin.
- A Watchdog Timer time-out RESET (if WDT was enabled).

Both of these events cause a device RESET. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits can be used to determine the cause of device RESET. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up). The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked.

The WDT is cleared when the device wakes from SLEEP, regardless of the wake-up source.

7.10 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices.

7.11 <u>ID Locations</u>

Four memory locations are designated as ID locations, where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify.

Use only the lower 4 bits of the ID locations and always program the upper 8 bits as '1's.

Note: Microchip will assign a unique pattern number for QTP and SQTP requests and for ROM devices. This pattern number will be unique and traceable to the submitted code.



8.0 INSTRUCTION SET SUMMARY

Each PIC16C5X instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC16C5X instruction set summary in Table 8-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 8-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers in that bank is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

TABLE 8-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
WDT	Watchdog Timer Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
€	In the set of
italics	User defined term (font is courier)

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time would be 1 $\mu s.$ If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time would be 2 $\mu s.$

Figure 8-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

FIGURE 8-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 8-2: INSTRUCTION SET SUMMARY

Mnemonic,					12-	Bit Opc	ode	Status	
Opera		Description		Cycles	MSb		LSb	Affected	Notes
ADDWF	f,d	Add W and f		1	0001	11df	ffff	C,DC,Z	1,2,4
ANDWF	f,d	AND W with f		1	0001	01df	ffff	Z	2,4
CLRF	f	Clear f		1	0000	011f	ffff	Z	4
CLRW	_	Clear W		1	0000	0100	0000	Z	
COMF	f, d	Complement f		1	0010	01df	ffff	Z	
DECF	f, d	Decrement f		1	0000	11df	ffff	Ζ	2,4
DECFSZ	f, d	Decrement f, Skip if 0		1(2)	0010	11df	ffff	None	2,4
INCF	f, d	Increment f		1	0010	10df	ffff	Z	2,4
INCFSZ	f, d	Increment f, Skip if 0		1(2)	0011	11df	ffff	None	2,4
IORWF	f, d	Inclusive OR W with f		1	0001	00df	ffff	Z	2,4
MOVF	f, d	Move f		1	0010	00df	ffff	Z	2,4
MOVWF	f	Move W to f		1	0000	001f	ffff	None	1,4
NOP	_	No Operation		1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry		1	0011	01df	ffff	С	2,4
RRF	f, d	Rotate right f through Carry		1	0011	00df	ffff	С	2,4
SUBWF	f, d	Subtract W from f		1	0000	10df	ffff	C,DC,Z	1,2,4
SWAPF	f, d	Swap f		1	0011	10df	ffff	None	2,4
XORWF	f, d 🦼	Exclusive OR W with f		1 🦼	0001	10df	ffff	Z	2,4
BIT-ORIEN	ITED FIL	E REGISTER OPERATIONS					_//		
BCF	f, b	Bit Clear f		1	0100	bbbf	ffff	None	2,4
BSF	f, b	Bit Set f		1	0101	bbbf	ffff	None	2,4
BTFSC	f, b	Bit Test f, Skip if Clear		1 (2)	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set		1 (2)	0111	bbbf	ffff	None	
LITERAL A	AND COM	NTROL OPERATIONS							
ANDLW	k	AND literal with W	1	1	1110	kkkk	kkkk	Z	
CALL	k	Call subroutine		2	1001	kkkk	kkkk	None	1
CLRWDT	k	Clear Watchdog Timer		1	0000	0000	0100	$\overline{TO}, \overline{PD}$	
GOTO	k	Unconditional branch		2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR Literal with W		1	1101	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W		1	1100	kkkk	kkkk	None	
OPTION	k	Load OPTION register		y 1 ,	0000	0000	0010	None	T 7
RETLW	k	Return, place Literal in W		2	1000	kkkk	kkkk	None	
SLEEP	[-/]	Go into standby mode	. 4	1 🖊	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register		1	0000	0000	Offf	None	3
XORLW	k	Exclusive OR Literal to W		1	1111	kkkk	kkkk	Z	_

- Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO. (See individual device data sheets, Memory Section/Indirect Data Addressing, INDF and FSR Registers)
 - 2: When an I/O register is modified as a function of itself (e.g. MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
 - 3: The instruction TRIS f, where f = 5 or 6 causes the contents of the W register to be written to the tristate latches of PORTA or B respectively. A '1' forces the pin to a hi-impedance state and disables the output buffers
 - **4:** If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	(W) + (f) \rightarrow (dest)
Status Affected:	C, DC, Z
Encoding:	0001 11df ffff
Description:	Add the contents of the W register and register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	ADDWF FSR, 0
Before Instru W = FSR =	0x17
After Instruc W = FSR =	0xD9

ANDLW	And liter	al with V	V	
Syntax:	[label]	ANDLW	k	
Operands:	$0 \le k \le 2$	55		
Operation:	(W).AND	$(k) \rightarrow (k)$	V)	
Status Affected:	Z			
Encoding:	1110	kkkk	kkkk	
Description:	AND'ed w	nts of the ith the eigh	nt-bit litera	l 'k'. The
Words: Cycles:	1 1			CU
Example:	ANDLW	0x5F		
Before Instru	uction 0xA3			
After Instruc	tion			

0x03

W =

ANDWF	AND W with f				
Syntax:	[label] ANDWF f,d				
Operands:	$0 \le f \le 31$ $d \in [0,1]$				
Operation:	(W) .AND. (f) \rightarrow (dest)				
Status Affected:	Z				
Encoding:	0001 01df ffff				
Description:	The contents of the W register are AND'ed with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example:	ANDWF FSR, 1				
After Instruct	EG = 0xC2 tion = 0x17 EEG = 0x2				
BCF	Bit Clear f				
Syntax:	[label] BCF f,b				
Operands:	$0 \le f \le 31$ $0 \le b \le 7$				
Operation:	$0 \rightarrow (f < b >)$				
Status Affected:	None				
Encoding:	0100 bbbf ffff				
Description:	Bit 'b' in register 'f' is cleared.				
Words: Cycles:	de C.V.				
Example: BCF FLAG_REG, 7 Before Instruction FLAG_REG = 0xC7					

Before Instruction FLAG_REG = 0xC7 After Instruction FLAG_REG = 0x47

BSF	Bit Set f						
Syntax:	[label] BSF f,b						
Operands:	$0 \le f \le 31$ $0 \le b \le 7$						
Operation:	$1 \rightarrow (f < b >)$						
Status Affected:	None						
Encoding:	0101	bbbf	ffff				
Description:	Bit 'b' in re	gister 'f' is	set.				
Words:	1						
Cycles:	1						
Example:	BSF	FLAG_REC	3, 7				
Before Instruction FLAG_REG = 0x0A							
After Instruction FLAG_REG = 0x8A							

Bit Test	f, Skip if	Clear				
[label] BTFSC f,b						
$0 \le f \le 31$ $0 \le b \le 7$						
skip if $(f < b >) = 0$						
: None						
0110	bbbf	ffff				
	Ū		e next			
If bit 'b' is 0 then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2-cycle instruction.						
	[label] I $0 \le f \le 31$ $0 \le b \le 7$ skip if (f < None 0110 If bit 'b' in instruction If bit 'b' is fetched due execution executed it	[label] BTFSC $0 \le f \le 31$ $0 \le b \le 7$ skip if $(f < b >) = 0$ None 0110 bbbf If bit 'b' in register 'f instruction is skipped If bit 'b' is 0 then the fetched during the coexecution is discarded executed instead, m	$0 \le f \le 31$ $0 \le b \le 7$ skip if $(f < b >) = 0$ None 0110 bbbf ffff If bit 'b' in register 'f' is 0 then the instruction is skipped. If bit 'b' is 0 then the next instruction is discarded, and a Not executed instead, making this a			

```
BTFSS
                   Bit Test f, Skip if Set
Syntax:
                   [ label ] BTFSS f,b
Operands:
                   0 \le f \le 31
                   0 \le b < 7
Operation:
                   skip if (f < b >) = 1
Status Affected:
                   None
Encoding:
                    0111
                              bbbf
                                        ffff
Description:
                   If bit 'b' in register 'f' is '1' then the next
                   instruction is skipped.
                   If bit 'b' is '1', then the next instruction
                   fetched during the current instruction
                   execution, is discarded and a NOP is
                   executed instead, making this a
                   2-cycle instruction.
Words:
                   1
Cycles:
                   1(2)
Example:
                   HERE
                                     FLAG,1
                            BTFSS
                   FALSE
                            GOTO
                                     PROCESS_CODE
                   TRUE
    Before Instruction
                             address (HERE)
         PC
    After Instruction
         If FLAG<1>
         PC
                             address (FALSE);
         if FLAG<1>
         PC
                             address (TRUE)
```

iica S.A. de C.V.

Words: Cycles: Example: HERE BTFSC FLAG, 1 FALSE GOTO PROCESS_CODE TRUE Before Instruction PC address (HERE) After Instruction if FLAG<1> 0, PC address (TRUE); if FLAG<1> PC address (FALSE)

www.agelectronica.com

CALL	Subroutine Call					
Syntax:	[label] CALL k					
Operands:	$0 \le k \le 255$					
Operation:	(PC) + 1 \rightarrow Top of Stack; k \rightarrow PC<7:0>; (STATUS<6:5>) \rightarrow PC<10:9>; 0 \rightarrow PC<8>					
Status Affected:	None					
Encoding:	1001 kkkk kkkk					
Description:	Subroutine call. First, return address (PC+1) is pushed onto the stack. The eight bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STATUS<6:5>, PC<8> is cleared. CALL is a two-cycle instruction.					
Words:	1					
Cycles:	2					
Example:	HERE CALL THERE					
Before Instru PC =	action address (HERE)					
After Instruc PC = TOS =	address (THERE)					

Syntax:	[lai	bel]	CLRF	f	
Operands:	0 ≤	f ≤ 3	1		
Operation:	00h 1 –	$0 \rightarrow (1 \rightarrow 1)$	f);		
Status Affected:	Z				
Encoding:	0.0	00	011f	ffff	
Description:			ents of re	gister 'f' are t.	cleared
Words:	1				
Cycles:	1				
Example:	CLR	F	FLAG_R	EG	
Before Instru FLAG_RI	••••) =	0x5A		
After Instruction FLAG_REG		=	0x00		
_		_			

Clear f

CLRW	Clear W	
Syntax:	[label] CLRW	
Operands:	None	
Operation:	$\begin{array}{l} 00h \rightarrow (W); \\ 1 \rightarrow Z \end{array}$	
Status Affected:	Z	
Encoding:	0000 0100 0000	
Description:	The W register is cleared. Zero bit (Z) is set.	
Words:	1	
Cycles:	1	
Example:	CLRW	
Before Instru W =	uction 0x5A	
After Instruc	tion	
W =	0x00	
Z =		

CLRWDT	Clear Watchdog Timer	
Syntax:	[label] CLRWDT	
Operands:	None	
Operation:	$00h \rightarrow WDT;$	
	$0 \rightarrow \frac{\text{WDT}}{\text{TO}}$ prescaler (if assigned);	
	$ \begin{array}{l} 1 \to \overline{\text{TO}}; \\ 1 \to \overline{\text{PD}} \end{array} $	
Status Affected:	TO, PD	
Encoding:	0000 0000 0100	
Description:	The CLRWDT instruction resets the	
S.A. 1	WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits TO and PD are set.	
Words:		
Cycles:	1	
Example:	CLRWDT	
Before Instru	Before Instruction	

0

1

WDT counter =

After Instruction

WDT counter =

WDT prescale =

TO PD

CLRF

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	$(\bar{f}) o (dest)$
Status Affected:	Z
Encoding:	0010 01df ffff
Description:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	COMF REG1,0
Before Instru REG1 After Instruc REG1 W	= 0x13
DECE	Description

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	$(f) - 1 \rightarrow (dest)$
Status Affected:	Z
Encoding:	0000 11df ffff
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	MOTENTALION
Cycles:	tu viittu
Example:	DECF CNT, 1
Before Instru CNT Z	ction = 0x01 = 0

0x00

```
DECFSZ
                   Decrement f, Skip if 0
Syntax:
                   [label] DECFSZ f,d
Operands:
                   0 \le f \le 31
                   d \in [0,1]
Operation:
                   (f) - 1 \rightarrow d; skip if result = 0
Status Affected:
                   None
Encoding:
                    0010
                              11df
                                        ffff
Description:
                   The contents of register 'f' are decre-
                   mented. If 'd' is 0 the result is placed in
                   the W register. If 'd' is 1 the result is
                   placed back in register 'f'.
                   If the result is 0, the next instruction,
                   which is already fetched, is discarded
                   and a NOP is executed instead making
                   it a two-cycle instruction.
Words:
                   1
Cycles:
                   1(2)
Example:
                   HERE
                               DECFSZ
                                          CNT, 1
                               GOTO
                                          LOOP
                   CONTINUE
    Before Instruction
         PC
                        address (HERE)
    After Instruction
         CNT
                        CNT - 1;
         if CNT
         PC
                        address (CONTINUE);
         if CNT
         PC
                        address (HERE+1)
```

Syntax:	[label] GOTO k	
Operands:	0 ≤ k ≤ 511	
Operation:	$k \rightarrow PC < 8:0>$; STATUS<6:5> $\rightarrow PC < 10:9>$	
Status Affected:	None	
Encoding:	101k kkkk kkkk	
Description:	GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two-cycle instruction.	
Words:	1	
Cycles:	2	
Example:	GOTO THERE	
After Instruct PC =	tion address (THERE)	

Unconditional Branch

GOTO

After Instruction CNT =

Ζ

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (dest)
Status Affected:	Z
Encoding:	0010 10df ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example:	INCF CNT, 1
Before Instru CNT Z	uction = 0xFF = 0
After Instruc CNT Z	tion = 0x00 = 1

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{aligned} 0 &\leq f \leq 31 \\ d &\in [0,1] \end{aligned}$
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	None
Encoding:	0011 11df ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, then the next instruction, which is already fetched, is discarded and a NOP is executed instead making it a two-cycle instruction.
Words:	1
Cycles:	1(2)
Example:	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • • • •
Before Instru PC	ction = address (HERE)
After Instruct CNT if CNT PC if CNT PC	ion = CNT + 1; = 0, = address (CONTINUE); ≠ 0, = address (HERE +1)

IORLW	Inclusive OR literal with W
Syntax:	[label] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. (k) \rightarrow (W)
Status Affected:	Z
Encoding:	1101 kkkk kkkk
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example:	IORLW 0x35
Before Instru W =	uction 0x9A
After Instruct W = Z =	tion 0xBF 0

IORWF	Inclusive OR W v	vith f
Syntax:	[label] IORWF	f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$	
Operation:	(W).OR. (f) \rightarrow (de	st)
Status Affected:	Z	
Encoding:	0001 00df	ffff
Description:	Inclusive OR the W ter 'f'. If 'd' is 0 the re the W register. If 'd' i placed back in regis	esult is placed in is 1 the result is
Words:	1] _ <i>[</i>	7 7

Words: 1

Cycles: 1

Example: IORWF

Before Instruction RESULT = 0x13

W = 0x91After Instruction

RESULT = 0x13 W = 0x93 Z = 0

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	$(f) \to (dest)$
Status Affected:	Z
Encoding:	0010 00df ffff
Description:	The contents of register 'f' is moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' is 1 is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
After Instruct W =	tion value in FSR register

MOVLW	Move Literal to W	Syntax:	[label] NOP
Syntax:	[label] MOVLW k	Operands:	None
Operands:	$0 \le k \le 255$	Operation:	No operation
Operation:	$k \rightarrow (W)$	Status Affected:	None
Status Affected:	None	Encoding:	0000 0000 0000
Encoding:	1100 kkkk kkkk	Description:	No operation.
Description:	The eight bit literal 'k' is loaded into the	Words:	1
	W register. The don't cares will assemble as 0s.	Cycles:	1
Words:	1 - 2 -	Example:	NOP
Cycles: Example:	1 MOVLW 0x5A	SA	. de C.V.


After Instruction 0x5A

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 31$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Encoding:	0000 001f ffff
Description:	Move data from the W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF TEMP_REG
Before Instru TEMP_R W	
After Instruct TEMP_R W	


NOP	No Oper	ation					
Syntax:	[label]	NOP					
Operands:	None						
Operation:	No operation						
Status Affected:	None						
Encoding:	0000	0000	0000				
Description:	No opera	ition.					
Words:	1						
Cycles:	1						
Example:	NOP		-				

OPTION	Load OPTION Register						
Syntax:	[label]	OPTION	1				
Operands:	None						
Operation:	$(W) \rightarrow O$	$(W) \rightarrow OPTION$					
Status Affected:	None						
Encoding:	0000 0000 0010						
Description:	The content of the W register is loaded into the OPTION register.						
Words:	1						
Cycles:	1						
Example	OPTION						
Before Instru W	iction = 0x07						
After Instruct OPTION							

RETLW	Return w	vith Liter	al in W	
Syntax:	[label]	RETLW	k	
Operands:	$0 \le k \le 2$	55		
Operation:	$k \rightarrow (W);$ TOS $\rightarrow F$	PC .		
Status Affected:	None			
Encoding:	1000	kkkk	kkkk	
Description:	The W reg bit literal 'k loaded fro return add instruction	k'. The prom m the top ress). This	gram coun	iter is k (the
Words:	1	•		
Cycles:	2			
Example:	CALL TAP	;tab ;val		
	•	;₩ n	ow has t	able
	•	;val	ue.	
TABLE	ADDWF PO	; w =	offset	
	RETLW kl	l ;Beg	in table	2
	RETLW k2	2 ;		
	•			
	•			
	• RETLW kr	n ; En	d of tak	ole
Before Instru	ıction			
W =	0x07			
After Instruct	tion			
W =	value of k8	3		



SLEEP	Enter SLEEP Mode						
Syntax:	[label]	SLEEP					
Operands:	None						
Operation:	00h → WDT; 0 → WDT prescaler; 1 → $\overline{\text{TO}}$; 0 → $\overline{\text{PD}}$						
Status Affected:	TO, PD						
Encoding:	0000						
Description:	Time-out status bit (TO) is set. The power-down status bit (PD) is cleared. The WDT and its prescaler are cleared						
	The processor is put into SLEEP mode with the oscillator stopped. See section on SLEEP for more details.						
Words:	1						
Cycles:	1						
Example:	SLEEP						



SUBWF	Subtract W from f						
Syntax:	[<i>label</i>] SUBWF f,d						
Operands:	$0 \le f \le 31$ $d \in [0,1]$						
Operation:	$(f)-(W)\to (dest)$						
Status Affected:	C, DC, Z						
Encoding:	0000 10df ffff						
Description:	Subtract (2's complement method) the W register from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.						
Words:	1						
Cycles:	1						
Example 1:	SUBWF REG1, 1						
Before Instru REG1 W C	uction = 3 = 2 = ?						
After Instruc	etion						
REG1 W	= 1 = 2						
С	= 1 ; result is positive						
Example 2:							
Before Instru	uction						
REG1 W	= 2 = 2						
C	= 2 = ?						
After Instruc	etion						
REG1 W	= 0 = 2						
C	= 2 = 1 ; result is zero						

After Instruction

REG1

; result is negative

www.agelectronica.com

SWAPF	Swap Ni	bbles in	f				
Syntax:	[label]	SWAPF	f,d				
Operands:	$0 \le f \le 31$ $d \in [0,1]$						
Operation:	$(f<3:0>) \to (dest<7:4>);$ $(f<7:4>) \to (dest<3:0>)$						
Status Affected:	None						
Encoding:	0011	10df	ffff				
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.						
Words:	1						
Cycles:	1						
Example	SWAPF	REG1,	0				
Before Instru REG1	uction = 0xA5						
After Instruc REG1 W	tion = 0xA5 = 0X5A						

TRIS	Load TRIS Register						
Syntax:	[label] TRIS f						
Operands:	f = 5, 6 or 7						
Operation:	(W) \rightarrow TRIS register f						
Status Affected:	None						
Encoding:	0000 0000 Offf						
Description:	TRIS register 'f' (f = 5, 6, or 7) is loaded with the contents of the W register.						
Words:	1, ,						
Cycles:	ulma na izazu						
Example	TRIS PORTA						
Before Instru	ıction						
W	= 0XA5						
After Instruc	iion						

0XA5

TRISA

XORLW	Exclusive OR literal with W							
Syntax:	[label] XORLW k							
Operands:	$0 \le k \le 2$	$0 \le k \le 255$						
Operation:	IOX. (W)	$R. k \rightarrow (W)$	/)					
Status Affected:	Z	Z						
Encoding:	1111	1111 kkkk kkkk						
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.							
Words:	1							
Cycles:	1							
Example:	XORLW	0xAF						
Before Instru	uction							
W =	0xB5							
After Instruc W =	tion 0x1A							

XORWF	Exclusive OR W with f						
Syntax:	[label] XORWF f,d						
Operands:	$0 \le f \le 31$ $d \in [0,1]$						
Operation:	(W) .XOR. (f) \rightarrow (dest)						
Status Affected:	Z						
Encoding:	0001 10df ffff						
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.						
-Words:	1						
Cycles:	1						
Example	XORWF REG,1						
Before Instru REG W	ction = 0xAF - 0xB5						

After Instruction REG 0x1A W 0xB5

DS30453C-page 53

NOTES:



Electrónica S.A. de C.V.

9.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- · Integrated Development Environment
 - MPLAB® IDE Software
- · Assemblers/Compilers/Linkers
 - MPASM Assembler
 - MPLAB-C17 and MPLAB-C18 C Compilers
 - MPLINK/MPLIB Linker/Librarian
- Simulators
 - MPLAB-SIM Software Simulator
- Emulators
 - MPLAB-ICE Real-Time In-Circuit Emulator
 - ICEPIC™
- In-Circuit Debugger
 - MPLAB-ICD for PIC16F87
- Device Programmers
 - PRO MATE[®] II Universal Programmer
 - PICSTART® Plus Entry-Level Prototype Programmer
- · Low-Cost Demonstration Boards
 - PICDEM-1
 - PICDEM-2
 - PICDEM-3
 - PICDEM-17
 - KEELOQ®

9.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows[®]-based application which contains:

- Multiple functionality
 - editor
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
- · A full featured editor
- A project manager
- · Customizable tool bar and key mapping
- A status bar
- · On-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- · Debug using:
 - source files
 - absolute listing file
 - object code

The ability to use MPLAB with Microchip's simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

9.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PICmicro MCU's. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

9.3 MPLAB-C17 and MPLAB-C18 C Compilers

The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

9.4 MPLINK/MPLIB Linker/Librarian

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with precompiled libraries using directives from a linker script.

MPLIB is a librarian for pre-compiled code to be used with MPLINK. When a routine from a library is called from another source file, only the modules that contains that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. MPLIB manages the creation and modification of library files.

MPLINK features include:

- MPLINK works with MPASM and MPLAB-C17 and MPLAB-C18.
- MPLINK allows all memory areas to be defined as sections to provide link-time flexibility.

MPLIB features include:

- MPLIB makes linking easier because single libraries can be included instead of many smaller files.
- MPLIB helps keep code maintainable by grouping related modules together.
- MPLIB commands allow libraries to be created and modules to be added, listed, replaced, deleted, or extracted.

9.5 MPLAB-SIM Software Simulator

The MPLAB-SIM Software Simulator allows code development in a PC host environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file or user-defined key press to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPLAB-C18 and MPASM. The Software Simulator offers the flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

9.6 MPLAB-ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of MPLAB-ICE is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support new PICmicro microcontrollers

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows 3.x/95/98 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE 2000 is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems use the same processor modules and will operate across the full operating speed range of the PICmicro MCU.

9.7 ICEPIC

ICEPIC is a low-cost in-circuit emulation solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X, and PIC16CXXX families of 8-bit one-time-programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules or daughter boards. The emulator is capable of emulating without target application circuitry being present.

9.8 MPLAB-ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB-ICD, is a powerful, low-cost run-time development tool. This tool is based on the flash PIC16F877 and can be used to develop for this and other PICmicro microcontrollers from the PIC16CXXX family. MPLAB-ICD utilizes the In-Circuit Debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming protocol, offers cost-effective in-circuit flash programming and debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time. The MPLAB-ICD is also a programmer for the flash PIC16F87X family.

DS30453C-page 56 Preliminary © 2000 Microchip Technology Inc.

9.9 PRO MATE II Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode the PRO MATE II can read, verify or program PICmicro devices. It can also set code-protect bits in this mode.

9.10 PICSTART Plus Entry Level Development System

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PICmicro devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

9.11 PICDEM-1 Low-Cost PICmicro Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

9.12 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

9.13 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

© 2000 Microchip Technology Inc. **Preliminary** DS30453C-page 57

9.14 PICDEM-17

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcon-PIC17C752, trollers. including PIC17C756, PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug and test the sample code. In addition, PICDEM-17 supports down-loading of programs to and executing out of external FLASH memory on board. The PICDEM-17 is also usable with the MPLAB-ICE or PICMASTER emulator, and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

9.15 <u>KEELoQ Evaluation and Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.



Electrónica S.A. de C.V.

	PIC12CXXX	PIC14000	PIC16C5X	PIC16C6X	PIC16CXXX	PIC16F62X	PIC16C7X	PIC16C7XX	PIC16C8X	PIC16F8XX	PIC16C9XX	PIC17C4X	PIC17C7XX	PIC18CXX2	24CXX/ 25CXX/ 93CXX	нсѕххх	MCRFXXX	MCP2510
MPLAB [®] Integrated Development Environment MPLAB [®] C17 Compiler MPLAB [®] C18 Compiler MPASM/MPLINK	✓	✓	√	1	✓	✓	✓	√	✓	✓	√	√	~	1				
MPLAB [®] C17 Compiler												√	1					
MPLAB [®] C18 Compiler			\mathcal{I}										7/	✓				
MPASM/MPLINK	✓	1	✓	1	1	✓	✓	√	✓	✓	✓	1	✓	✓	/	✓		
MPLAB [®] -ICE	✓	1	✓	V	✓	/**	✓	√	✓	√	✓	1	✓	1				
ICEPIC™ Low-Cost In-Circuit Emulator	1		✓	✓	✓		✓	>	✓		~							L
MPLAB [®] -ICD In-Circuit Debugger				√ *			√ *			1								
PICSTART [®] Plus Low-Cost Universal Dev. Kit	1	✓	✓	✓	√	√* *	✓	✓	✓	✓	1	✓	✓	√				
PRO MATE [®] II Universal Programmer	✓	~	~	✓	√	√* *	~	*	~	✓	✓	~	✓	✓	~	√		
PICDEM-1			✓		✓		√ †		✓			✓						
PICDEM-2				à			√ †							√				
PICDEM-3											✓							
PICDEM-14A		_ / _	_					- 4	_ Ŧ	- 4						Y	7	
PICDEM-17		4-						-		4			1				1/_	
KEELOQ [®] Evaluation Kit	75							-	7							√		
KEELoQ Transponder Kit																✓		
microlD™ Programmer's Kit																	✓	
125 kHz microID Developer's Kit																	✓	
125 kHz Anticollision microID Developer's Kit																	√	
13.56 MHz Anticollision microID Developer's Kit																	√	
MCP2510 CAN Developer's Kit																		✓

^{*} Contact the Microchip Technology Inc. web site at www.microchip.com for information on how to use the MPLAB®-ICD In-Circuit Debugger (DV164001) with PIC16C62, 63, 64, 65, 72, 73, 74, 76, 77

** Contact Microchip Technology Inc. for availability date.

[†] Development tool is available on select devices.

NOTES:



Electrónica S.A. de C.V.

10.0 ELECTRICAL CHARACTERISTICS - PIC16C54/55/56/57

Absolute Maximum Ratings†

Ambient Temperature under bias
Storage Temperature —65°C to +150°C
Voltage on VDD with respect to Vss
Voltage on MCLR with respect to Vss ⁽²⁾
Voltage on all other pins with respect to Vss
Total Power Dissipation ⁽¹⁾ 800 mW
Max. Current out of Vss pin
Max. Current into VDD pin100 mA
Max. Current into an input pin (T0CKI only)±500 μA
Input Clamp Current, IiK (VI < 0 or VI > VDD)±20 mA
Output Clamp Current, IOK (Vo < 0 or Vo > VDD)±20 mA
Max. Output Current sunk by any I/O pin25 mA
Max. Output Current sourced by any I/O pin
Max. Output Current sourced by a single I/O port (PORTA, B or C)
Max. Output Current sunk by a single I/O port (PORTA, B or C)50 mA
Note 1: Power Dissipation is calculated as follows: Pdis = VDD x {IDD – Σ IOH} + Σ {(VDD – VOH) x IOH} + Σ (VOL x IOL)
2: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50 to 100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin rather than pulling this pin directly to Vss.

[†]NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Electrónica S.A. de C.V.

10.1 <u>DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Commercial)</u>

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage PIC16C5X-RC PIC16C5X-XT PIC16C5X-10 PIC16C5X-HS PIC16C5X-LP	VDD	3.0 3.0 4.5 4.5 2.5	ини	6.25 6.25 5.5 5.5 6.25	V V V V	Fosc = DC to 4 MHz Fosc = DC to 4 MHz Fosc = DC to 10 MHz Fosc = DC to 20 MHz Fosc = DC to 40 kHz		
RAM Data Retention Voltage ⁽²⁾	VDR	7	1.5*	_	V	Device in SLEEP Mode		
VDD Start Voltage to ensure Power-on Reset	VPOR		Vss	_	V	See Section 7.4 for details on Power-on Reset		
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	-	_	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾ PIC16C5X-RC ⁽⁴⁾ PIC16C5X-XT PIC16C5X-10 PIC16C5X-HS PIC16C5X-LP	IDD	_ _ _ _	1.8 1.8 4.8 4.8 9.0	3.3 3.3 10 10 20 32	mA mA mA mA μA	Fosc = 4 MHz, VDD = 5.5V Fosc = 4 MHz, VDD = 5.5V Fosc = 10 MHz, VDD = 5.5V Fosc = 10 MHz, VDD = 5.5V Fosc = 20 MHz, VDD = 5.5V Fosc = 32 kHz, VDD = 3.0V, WDT disabled		
Power-down Current ⁽⁵⁾	IPD	_	4.0 0.6	12 9	μΑ μΑ	VDD = 3.0V, WDT enabled VDD = 3.0V, WDT disabled		

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:

 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to

 Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - **4:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.
 - 5: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

www.agelectronica.com

10.2 DC Characteristics: PIC16C54/55/56/57-RCI, XTI, 10I, HSI, LPI (Industrial)

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$						
Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage	VDD							
PIC16C5X-RCI		3.0	_	6.25	V	Fosc = DC to 4 MHz		
PIC16C5X-XTI		3.0		6.25	V	Fosc = DC to 4 MHz		
PIC16C5X-10I		4.5	_	5.5	V	Fosc = DC to 10 MHz		
PIC16C5X-HSI		4.5	_	5.5	V	Fosc = DC to 20 MHz		
PIC16C5X-LPI		2.5	_	6.25	V	Fosc = DC to 40 kHz		
RAM Data Retention Voltage ⁽²⁾	VDR	_	1.5*	_	V	Device in SLEEP mode		
VDD Start Voltage to ensure Power-on Reset	VPOR	-	Vss	_	V	See Section 7.4 for details on Power-on Reset		
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾	IDD				7/			
PIC16C5X-RCI ⁽⁴⁾			1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V		
PIC16C5X-RCN 7			1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V		
PIC16C5X-10I			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V		
			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V		
PIC16C5X-HSI		_	9.0	20	mA	Fosc = 20 MHz, VDD = 5.5V		
DICACCEY I DI		_	15	40	μA	Fosc = 32 kHz, VDD = 3.0V,		
PIC16C5X-LPI						WDT disabled		
Power-down Current ⁽⁵⁾	IPD							
1 OHO! GOW!! Ou!! CIR.		_	4.0	14	μA	VDD = 3.0V, WDT enabled		
		_	0.6	12	μΑ	VDD = 3.0V, WDT disabled		

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:
 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.
 - 5: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

10.3 DC Characteristics: PIC16C54/55/56/57-RCE, XTE, 10E, HSE, LPE (Extended)

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage PIC16C5X-RCE PIC16C5X-XTE PIC16C5X-10E PIC16C5X-HSE PIC16C5X-LPE	VDD	3.25 3.25 4.5 4.5 2.5	11111	6.0 6.0 5.5 5.5 6.0	V V V V	Fosc = DC to 4 MHz Fosc = DC to 4 MHz Fosc = DC to 10 MHz Fosc = DC to 16 MHz Fosc = DC to 40 kHz		
RAM Data Retention Voltage ⁽²⁾	VDR	F	1.5*	_	V	Device in SLEEP mode		
VDD Start Voltage to ensure Power-on Reset	VPOR		Vss	_	V	See Section 7.4 for details on Power-on Reset		
VDD rise rate to ensure Power-on Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾ PIC16C5X-RCE ⁽⁴⁾ PIC16C5X-XTE PIC16C5X-10E PIC16C5X-HSE PIC16C5X-LPE	IDD		1.8 1.8 4.8 4.8 9.0	3.3 3.3 10 10 20 55	mA mA mA mA μA	Fosc = 4 MHz, VDD = 5.5V Fosc = 4 MHz, VDD = 5.5V Fosc = 10 MHz, VDD = 5.5V Fosc = 10 MHz, VDD = 5.5V Fosc = 16 MHz, VDD = 5.5V Fosc = 32 kHz, VDD = 3.25V, WDT disabled		
Power-down Current ⁽⁵⁾	IPD	_	5.0 0.8	22 18	μΑ μΑ	VDD = 3.25V, WDT enabled VDD = 3.25V, WDT disabled		

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - **4:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.
 - 5: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

10.4 DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Commercial) PIC16C54/55/56/57-RCI, XTI, 10I, HSI, LPI (Industrial)

DC Characteristics All Pins Except Power Supply Pins Standard Operating Conditions (unless otherwise specified)

 $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) Operating Temperature

-40°C \leq TA \leq +85°C (industrial)

Operating Voltage VDD range is described in Section 10.1, Section 10.2 and

Section 10.3.

		Section 10.3	3.			
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	VIL	Vss Vss Vss Vss		0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	> > > >	Pin at hi-impedance PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP
Input High Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	VIH	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD VDD	V V V V V	For all VDD ⁽⁵⁾ $4.0V < VDD \le 5.5V^{(5)}$ VDD > 5.5V PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP
Hysteresis of Schmitt Trigger inputs	VHYS	0.15VDD*	- /	-	V	
Input Leakage Current ^(2,3) I/O ports	lιL	-1	0.5	+1	μΑ	For VDD ≤ 5.5V VSS ≤ VPIN ≤ VDD, Pin at hi-impedance
MCLR TOCKI OSC1		-5 -3 -3	0.5 0.5 0.5	+5 +3 +3	μΑ μΑ μΑ μΑ	$VPIN = VSS + 0.25V$ $VPIN = VDD$ $VSS \le VPIN \le VDD$ $VSS \le VPIN \le VDD,$ $PIC16C5X-XT, 10, HS, LP$
Output Low Voltage I/O ports OSC2/CLKOUT	Vol	ICU	/ <u>1</u> 0	0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC
Output High Voltage I/O ports ⁽³⁾ OSC2/CLKOUT	Vон	VDD - 0.7 VDD - 0.7	_ _	<u> </u>	V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, PIC16C5X-RC

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input volt-
- 3: Negative current is defined as coming out of the pin.
- 4: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- **5:** The user may use the better of the two specifications.

© 2000 Microchip Technology Inc.

10.5 DC Characteristics: PIC16C54/55/56/57-RC, XT, 10, HS, LP (Extended)

DC Characteristics All Pins Except Power Supply Pins		Operating Te	emperatur oltage VDI	e –40°C ≤	TA ≤ +12	herwise specified) :5°C Section 10.1, Section 10.2 and
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	VIL	Vss Vss Vss Vss Vss		0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	> > > >	Pin at hi-impedance PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP
Input High Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	ViH	0.45 VDD — 2.0 — 0.36 VDD — 0.85 VDD — 0.85 VDD — 0.85 VDD — 0.7 VDD — 0.7 VDD —		VDD VDD VDD VDD VDD VDD VDD	V V V V V	For all VDD ⁽⁵⁾ $4.0V < VDD \le 5.5V^{(5)}$ VDD > 5.5 V PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP
Hysteresis of Schmitt Trigger inputs	VHYS	0.15VDD*	_	/	٧	
Input Leakage Current (2,3) I/O ports MCLR TOCKI OSC1	II∟	-1 -5 -3 -3	0.5 0.5 0.5 0.5	+1 +5 +3 +3	μΑ μΑ μΑ μΑ μΑ	For VDD \leq 5.5 V VSS \leq VPIN \leq VDD, Pin at hi-impedance VPIN = VSS + 0.25 V VPIN = VDD VSS \leq VPIN \leq VDD VSS \leq VPIN \leq VDD, PIC16C5X-XT, 10, HS, LP
Output Low Voltage I/O ports OSC2/CLKOUT	Vol	nic	Œ.	0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC
Output High Voltage I/O ports ⁽³⁾ OSC2/CLKOUT	Vон	VDD - 0.7 VDD - 0.7	_	_	V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, PIC16C5X-RC

Standard Operating Conditions (unless otherwise specified)

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
- 3: Negative current is defined as coming out of the pin.
- **4:** For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- **5:** The user may use the better of the two specifications.

^{*} These parameters are characterized but not tested.


10.6 <u>Timing Parameter Symbology and Load Conditions</u>

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS

T			
F	Frequency	Т	Time
Lowerd	case subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os	OSC1
drt	device reset timer	t0	TOCKI
io	I/O port	wdt	watchdog timer
Upper	case letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 10-1: LOAD CONDITIONS - PIC16C54/55/56/57



10.7 <u>Timing Diagrams and Specifications</u>

FIGURE 10-2: EXTERNAL CLOCK TIMING - PIC16C54/55/56/57




TABLE 10-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57

AC Characteristics	Standard Operating Conditions (unless otherwise specified)
	Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)
	-40°C ≤ TA ≤ +85°C (industrial)
	-40 °C \leq TA \leq +125°C (extended)
	Operating Voltage VDD range is described in Section 10.1, Section 10.2 and Section 10.3

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	Fosc	External CLKIN Frequency(2)	DC	#	4	MHz	XT osc mode
			DC	_	10	MHz	10 MHz mode
			DC	. —	20	MHz	HS osc mode (Com/Indust)
			DC	_	16	MHz	HS osc mode (Extended)
4			DC	Ţ	40	kHz	LP osc mode
		Oscillator Frequency ⁽²⁾	DC	_	4	MHz	RC osc mode
			0.1	_	4	MHz	XT osc mode
			4	74	10	MHz	10 MHz mode
	and	monion	4	7	20	MHz	HS osc mode (Com/Indust)
	F()	1777111771	4	7.	16	MHz	HS osc mode (Extended)
		- 0-4000	DC		40	kHz	LP osc mode

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 - 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

 When an external clock input is used the "may" explaiting limit is "DC" (no clock) for all devices.
 - When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 - **3:** Instruction cycle period (TCY) equals four times the input oscillator time base period.

TABLE 10-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57 (CON'T)

AC Characteristics Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}\text{C} \le \text{Ta} \le +70^{\circ}\text{C}$ (commercial) $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ (industrial) $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ (extended)

Operating Voltage VDD range is described in Section 10.1, Section 10.2 and Section 10.3

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
1	Tosc	External CLKIN Period ⁽²⁾	250	_	_	ns	XT osc mode
			100	_	_	ns	10 MHz mode
			50	_	_	ns	HS osc mode (Com/Indust)
		// /	62.5	_	_	ns	HS osc mode (Extended)
			25		-/	μs	LP osc mode
		Oscillator Period ⁽²⁾	250		-/	ns	RC osc mode
			250	_	10,000	ns	XT osc mode
	//		100	-	250	ns	10 MHz mode
	//		50	-//	250	ns	HS osc mode (Com/Indust)
	/		62.5	/-	250	ns	HS osc mode (Extended)
			25	/-		μs	LP osc mode
2	Tcy	Instruction Cycle Time ⁽³⁾	-//	4/Fosc	_	_	
3	TosL, TosH	Clock in (OSC1) Low or High	85*	1	-	ns	XT oscillator
//		Time	20*	_	_	ns	HS oscillator
			2*	_	_	μs	LP oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall	_		25*	ns	XT oscillator
		Time	_	_	25*	ns	HS oscillator
			Į,		50*	ns	LP oscillator

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

 When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
- 3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

FIGURE 10-3: CLKOUT AND I/O TIMING - PIC16C54/55/56/57




TABLE 10-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C54/55/56/57

AC Charac	cteristics								
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units			
10	TosH2ckL	OSC1 [↑] to CLKOUT↓ ⁽²⁾	_	15	30**	ns			
11	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽²⁾	4 -	15	30**	ns			
12	TckR	CLKOUT rise time ⁽²⁾	/1 - /	5	15**	ns			
13	TckF	CLKOUT fall time ⁽²⁾	A+ U	5	15**	ns			
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽²⁾	_	_	40**	ns			
15	TioV2ckH	Port in valid before CLKOUT ⁽²⁾	0.25 TCY+30*	_	_	ns			
16	TckH2ioI	Port in hold after CLKOUT ⁽²⁾	0*	_	_	ns			
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid ⁽³⁾	_	_	100*	ns			
18	TosH2iol	OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	_	_	ns			
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	_	_	ns			
20	TioR	Port output rise time ⁽³⁾	_	10	25**	ns			
21	TioF	Port output fall time ⁽³⁾	_	10	25**	ns			
* These pers	motoro oro ob	aracterized but not tested							

^{*} These parameters are characterized but not tested.

^{**} These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{2:} Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

^{3:} See Figure 10-1 for loading conditions.

FIGURE 10-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C54/55/56/57




TABLE 10-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C54/55/56/57

AC Characteristics Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) -40°C \leq TA \leq +85°C (industrial) -40°C \leq TA \leq +125°C (extended) Operating Voltage VDD range is described in Section 10.1, Section 10.2 and Section 10.3 **Parameter** Characteristic Min Typ⁽¹⁾ Units Conditions No. Sym Max MCLR Pulse Width (low) 30 TmcL 100* ns VDD = 5.0V31 Twdt Watchdog Timer Time-out Period 9* 18* 30* VDD = 5.0V (Commercial) ms (No Prescaler) 32 **T**DRT **Device Reset Timer Period** 9* 18* 30* ms VDD = 5.0V (Commercial) 34 Tioz I/O Hi-impedance from MCLR Low 100* ns

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{*} These parameters are characterized but not tested.

FIGURE 10-5: TIMER0 CLOCK TIMINGS - PIC16C54/55/56/57




TABLE 10-4: TIMERO CLOCK REQUIREMENTS - PIC16C54/55/56/57

AC	Chara	Ope Ope	Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended) Operating Voltage VDD range is described in Section 10.1, Section 10.2 and Section 10.3						
Parameter No.	Sym	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse Widtl	h- No Prescaler	0.5 Tcy + 20*	_	-/	ns	/	
			- With Prescaler	10*	_	_	ns		
41	TtOL	T0CKI Low Pulse Width	- No Prescaler	0.5 Tcy + 20*		_	ns		
			- With Prescaler	10*	7	—	ns		
42	Tt0P	T0CKI Period		20 or <u>Tcy + 40</u> * N	1	I	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)	

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



www.agelectronica.com

11.0 DC AND AC CHARACTERISTICS - PIC16C54/55/56/57

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables, the data presented is outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean – 3σ) respectively, where σ is standard deviation.

FIGURE 11-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE




TABLE 11-1: RC OSCILLATOR FREQUENCIES

CEXT	REXT	Average Fosc @ 5 V, 25°C					
20 pF	3.3 k	4.973 MHz	± 27%				
	5 k	3.82 MHz	± 21%				
	10 k	2.22 MHz	± 21%				
	100 k	262.15 kHz	± 31%				
100 pF	3.3 k	1.63 MHz	± 13%				
	5 k	1.19 MHz	± 13%				
	10 k	684.64 kHz	± 18%				
	100 k	71.56 kHz	± 25%				
300 pF	3.3 k	660 kHz	± 10%				
	5.0 k	484.1 kHz	± 14%				
	10 k	267.63 kHz	± 15%				
	160 k	29.44 kHz	± 19%				

The frequencies are measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is ± 3 standard deviations from the average value for VDD = 5 V.

FIGURE 11-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 20 PF




FIGURE 11-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 100 PF




FIGURE 11-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 300 PF




FIGURE 11-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED




FIGURE 11-6: MAXIMUM IPD vs. VDD, WATCHDOG DISABLED




FIGURE 11-7: TYPICAL IPD vs. VDD, WATCHDOG ENABLED





FIGURE 11-8: MAXIMUM IPD vs. VDD, WATCHDOG ENABLED



IPD, with WDT enabled, has two components:
The leakage current, which increases with hig

The leakage current, which increases with higher temperature, and the operating current of the WDT logic, which increases with lower temperature. At -40°C, the latter dominates explaining the apparently anomalous behavior.

www.agelectronica.com

PIC16C5X

PIC16C54/55/56/57

FIGURE 11-9: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs. VDD




FIGURE 11-10: VIH, VIL OF MCLR, TOCKI AND OSC1 (IN RC MODE) vs. VDD




FIGURE 11-11: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs. VDD




FIGURE 11-12: TYPICAL IDD vs. FREQUENCY (EXTERNAL CLOCK, 25°C)




FIGURE 11-13: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK, -40°C TO +85°C)




FIGURE 11-14: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK -55°C TO +125°C)




FIGURE 11-15: WDT TIMER TIME-OUT PERIOD vs. VDD




FIGURE 11-16: TRANSCONDUCTANCE (gm)
OF HS OSCILLATOR vs. VDD




FIGURE 11-17: TRANSCONDUCTANCE (gm)
OF LP OSCILLATOR vs. VDD




FIGURE 11-18: IOH vs. VOH, VDD = 3 V




FIGURE 11-19: TRANSCONDUCTANCE (gm)
OF XT OSCILLATOR vs. VDD




FIGURE 11-20: IOH vs. VOH, VDD = 5 V




FIGURE 11-21: IOL vs. Vol, VDD = 3 V




TABLE 11-2: INPUT CAPACITANCE FOR PIC16C54/56

Pin	Typical Capacitance (pF)					
Di	18L PDIP	18L SOIC				
RA port	5.0	4.3				
RB port	5.0	4.3				
MCLR	17.0	17.0				
OSC1	4.0	3.5				
OSC2/CLKOUT	4.3	3.5				
T0CKI	3.2	2.8				

All capacitance values are typical at 25°C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

FIGURE 11-22: IoL vs. Vol, VDD = 5 V




TABLE 11-3: INPUT CAPACITANCE FOR PIC16C55/57

	Typical Capacitance (pF)					
Pin	28L PDIP (600 mil)	28L SOIC				
RA port	5.2	4.8				
RB port	5.6	4.7				
RC port	5.0	4.1				
MCLR	17.0	17.0				
OSC1	6.6	3.5				
OSC2/CLKOUT	4.6	3.5				
T0CKI	4.5	3.5				

All capacitance values are typical at 25° C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

www.agelectronica.com

PIC16C5X

12.0 ELECTRICAL CHARACTERISTICS - PIC16CR54A

Absolute Maximum Ratings†

this pin directly to Vss.

	–55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7.5\
Voltage on MCLR with respect to Vss ⁽²⁾	0 to +14\
Total Power Dissipation ⁽¹⁾	800 mV
Max. Current out of Vss pin	150 mA
Max. Current into VDD pin	50 mA
Max. Current into an input pin (T0CKI only)	±500 μΑ
Input Clamp Current, IIK (VI < 0 or VI > VDD)	±20 mA
Output Clamp Current, IOκ (V0 < 0 or V0 > VDD)	±20 mA
Max. Output Current sunk by any I/O pin	25 mA
	20 mA
Max. Output Current sourced by a single I/O port (PO	RTA or B)40 mA
Max. Output Current sunk by a single I/O port (PORTA	A or B)50 mA
Note 1: Power Dissipation is calculated as follows:	$PDIS = VDD \ X \ \{IDD \ - \ \Sigma \ IOH\} \ + \ \Sigma \ \{(VDD - VOH) \ X \ IOH\} \ + \ \Sigma (VOL \ X \ IOL)$
• .	inducing currents greater than 80 mA may cause latch-up. Thus

[†]NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Electrónica S.A. de C.V.

PIC16CR54A

12.1 <u>DC Characteristics:</u> <u>PIC16CR54A-04, 10, 20 (Commercial)</u> <u>PIC16CR54A-04I, 10I, 20I (Industrial)</u>

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)					
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Supply Voltage RC and XT options HS option	VDD	2.5 4.5		6.25 5.5	V V		
RAM Data Retention Voltage ⁽²⁾	Vdr	_	1.5*		V	Device in SLEEP mode	
VDD Start Voltage to ensure Power-on Reset	VPOR	7	Vss		V	See Section 7.4 for details on Power-on Reset	
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	_		V/ms	See Section 7.4 for details on Power-on Reset	
Supply Current ⁽³⁾ RC ⁽⁴⁾ and XT options HS option	IDD		2.0 0.8 90 4.8	3.6 1.8 350 10	mA mA μA mA	Fosc = 4.0 MHz, VDD = 6.0V Fosc = 4.0 MHz, VDD = 3.0V Fosc = 200 kHz, VDD = 2.5V Fosc = 10 MHz, VDD = 5.5V	
Power-down Current ⁽⁵⁾ Commercial	I PD		9.0 1.0 2.0 3.0 5.0	6.0 8.0* 15 25	mA μA μA μA μA	FOSC = 20 MHz, VDD = 5.5V VDD = 2.5V, WDT disabled VDD = 4.0V, WDT disabled VDD = 6.0V, WDT disabled VDD = 6.0V, WDT enabled	
Power-down Current ⁽⁵⁾ Industrial	IPD		1.0 2.0 3.0 3.0 5.0	8.0 10* 20* 18 45	μΑ μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT disabled VDD = 4.0V, WDT disabled VDD = 4.0V, WDT enabled VDD = 6.0V, WDT disabled VDD = 6.0V, WDT enabled	

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:
 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
 Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in $k\Omega$.
 - 5: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

PIC16CR54A

PIC16C5X

12.2 DC Characteristics: PIC16CR54A-04E, 10E, 20E (Extended)

DC Characteristics Power Supply Pins	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (extended)						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Supply Voltage RC, XT and LP options HS options	VDD	3.25 4.5	Z	6.0 5.5	V		
RAM Data Retention Voltage ⁽²⁾	Vdr	_	1.5*	_	V	Device in SLEEP mode	
VDD Start Voltage to ensure Power-on Reset	VPOR	_	Vss	_	V	See Section 7.4 for details on Power-on Reset	
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset	
Supply Current ⁽³⁾ RC ⁽⁴⁾ and XT options HS option	IDD	_	1.8 4.8 9.0	3.3 10 20	mA mA mA	Fosc = 4.0 MHz, VDD = 5.5V Fosc = 10 MHz, VDD = 5.5V Fosc = 16 MHz, VDD = 5.5V	
Power-down Current ⁽⁵⁾	lpd	_	5.0 0.8	22 18	μΑ μΑ	VDD = 3.25V, WDT enabled VDD = 3.25V, WDT disabled	

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:

 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to

 Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - **4:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.
 - 5: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

PIC16CR54A

12.3 <u>DC Characteristics:</u> <u>PIC16LCR54A-04 (Commercial)</u> PIC16LCR54A-04I (Industrial)

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage	Vdd	2.0	_	6.25	V	LP Option		
RAM Data Retention Voltage ⁽²⁾	VDR	/-	1.5*		V	Device in SLEEP mode		
VDD Start Voltage to ensure Power-on Reset	VPOR		Vss	_	V	See Section 7.4 for details on Power-on Reset		
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*	_		V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾	ldd	_	10	20 70	μA μA	Fosc = 32 kHz, VDD = 2.0V Fosc = 32 kHz, VDD = 6.0V		
Power-down Current ⁽⁵⁾ Commercial	IPD	_ _ _ _	1.0 2.0 3.0 5.0	6.0 8.0* 15 25	μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT disabled VDD = 4.0V, WDT disabled VDD = 6.0V, WDT disabled VDD = 6.0V, WDT enabled		
Power-down Current ⁽⁵⁾ Industrial	IPD		1.0 2.0 3.0 3.0 5.0	8.0 10* 20* 18 45	μΑ μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT disabled VDD = 4.0V, WDT disabled VDD = 4.0V, WDT enabled VDD = 6.0V, WDT disabled VDD = 6.0V, WDT enabled		

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:

 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to

 Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - **4:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in $k\Omega$.
 - 5: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

www.agelectronica.com

PIC16CR54A

PIC16C5X

12.4 <u>DC Characteristics:</u> <u>PIC16CR54A-04, 10, 20, PIC16LCR54A-04 (Commercial)</u> <u>PIC16CR54A-04I, 10I, 20I, PIC16LCR54A-04I (Industrial)</u>

Standard Operating Conditions (unless otherwise specified) **DC Characteristics** $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) Operating Temperature All Pins Except -40°C \leq TA \leq +85°C (industrial) **Power Supply Pins** Operating Voltage VDD range is described in Section 12.1 and Section 12.3. Characteristic Min Typ⁽¹⁾ Max Units Conditions Sym Input Low Voltage VIL ٧ Pin at hi-impedance I/O ports Vss 0.2 VDD ٧ MCLR (Schmitt Trigger) Vss 0.15 VDD T0CKI (Schmitt Trigger) ٧ Vss 0.15 VDD OSC1 (Schmitt Trigger) 0.15 VDD ٧ Vss RC option only⁽⁴⁾ OSC₁ 0.15 VDD ٧ Vss XT, HS and LP options Input High Voltage VIH ٧ I/O ports 2.0 VDD $VDD = 3.0V \text{ to } 5.5V^{(5)}$ 0.6 VDD VDD ٧ Full VDD range⁽⁵⁾ MCLR (Schmitt Trigger) ٧ 0.85 VDD VDD T0CKI (Schmitt Trigger) 0.85 VDD ٧ VDD OSC1 (Schmitt Trigger) 0.85 VDD VDD ٧ RC option only⁽⁴⁾ OSC₁ 0.85 VDD V VDD XT, HS and LP options V **Hysteresis of Schmitt** VHYS 0.15VDD* **Trigger inputs** lıL For VDD ≤ 5.5 V Input Leakage Current(3) $Vss \leq Vpin \leq Vdd$, -1.0+1.0 μΑ I/O ports Pin at hi-impedance -5.0 μΑ MCLR $VPIN = VSS + 0.25V^{(2)}$ 0.5 +5.0 μΑ VPIN = VDD(2) -3.00.5 +3.0 μΑ T0CKI VSS ≤ VPIN ≤ VDD -3.00.5 +3.0 μΑ OSC₁ $Vss \leq Vpin \leq Vdd$. XT, HS and LP options **Output Low Voltage** Vol 0.5 V IOL = 10 mA, VDD = 6.0VI/O ports OSC2/CLKOUT ٧ IOL = 1.9 mA, VDD = 6.0 V,0.5 RC option only Vон Output High Voltage⁽³⁾ VDD -0.5 V IOH = -4.0 mA, VDD = 6.0VI/O ports VDD -0.5 V IOH = -0.8 mA, VDD = 6.0V,OSC2/CLKOUT

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
- 3: Negative current is defined as coming out of the pin.
- **4:** For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- **5:** The user may use the better of the two specifications.

RC option only

^{*} These parameters are characterized but not tested.

12.5 DC Characteristics: PIC16CR54A-04E, 10E, 20E (Extended)

DC Characteristics All Pins Except Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ Operating Voltage VDD range is described in Section 12.2.								
Characteristic	Sym	Min Typ ⁽¹⁾ Max Units				Conditions				
Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	VIL	Vss Vss Vss Vss		0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V	Pin at hi-impedance RC option only ⁽⁴⁾ XT, HS and LP options				
Input High Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	Vih	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD VDD	V V V V V	For all $VDD^{(5)}$ $4.0V < VDD \le 5.5V^{(5)}$ VDD > 5.5V RC option only ⁽⁴⁾ XT, HS and LP options				
Hysteresis of Schmitt Trigger inputs	VHYS	0.15VDD*	_	- /	V					
Input Leakage Current ⁽³⁾ I/O ports MCLR TOCKI OSC1	IιL	-1.0 -5.0 -3.0 -3.0	0.5 0.5 0.5 0.5	+1.0 +5.0 +3.0 +3.0	μΑ μΑ μΑ μΑ μΑ	For VDD \leq 5.5V VSS \leq VPIN \leq VDD, Pin at hi-impedance VPIN = VSS + 0.25V ⁽²⁾ VPIN = VDD ⁽²⁾ VSS \leq VPIN \leq VDD VSS \leq VPIN \leq VDD, XT, HS and LP options				
Output Low Voltage I/O ports OSC2/CLKOUT	Vol	- 	- -	0.6 0.6	V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, RC option only				
Output High Voltage (3) I/O ports OSC2/CLKOUT	Voн	VDD -0.7 VDD -0.7	- -	- 120	V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, RC option only				

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
- 3: Negative current is defined as coming out of the pin.
- **4:** For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- 5: The user may use the better of the two specifications.

PIC16CR54A

PIC16C5X


12.6 <u>Timing Parameter Symbology and Load Conditions</u>

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS

Т			
F	Frequency	Т	Time
Lowerd	case subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os	OSC1
drt	device reset timer	tO	TOCKI
io	I/O port	wdt	watchdog timer
Upperd	case letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L /	Low	Z	Hi-impedance

FIGURE 12-1: LOAD CONDITIONS



12.7 <u>Timing Diagrams and Specifications</u>

FIGURE 12-2: EXTERNAL CLOCK TIMING - PIC16CR54A




TABLE 12-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR54A

AC Characteristics	Standard Operating Conditions (unless otherwise specified)
	Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)
	-40°C ≤ TA ≤ +85°C (industrial)
	-40 °C \leq TA \leq +125°C (extended)
	Operating Voltage VDD range is described in Section 12.1, Section 12.2 and Section 12.3.

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	Fosc	External CLKIN Frequency ⁽²⁾	DC	/	4.0	MHz	XT osc mode
			DC	/-	4.0	MHz	HS osc mode (04)
			DC	_	10	MHz	HS osc mode (10)
			DC	_	20	MHz	HS osc mode (20)
4			DC	J	200	kHz	LP osc mode
		Oscillator Frequency ⁽²⁾	DC	-	4.0	MHz	RC osc mode
			0.1	_	4.0	MHz	XT osc mode
			4.0		4.0	MHz	HS osc mode (04)
		monion	4.0	(—)	10	MHz	HS osc mode (10)
		1401114.41	4.0) <u>-</u> /	20	MHz	HS osc mode (20)
	2.2.0	- 0-4000	5.0	_	200	kHz	LP osc mode

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 - 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

 When an external clock input is used the "may" scale time limit is "DC" (so clock) for all devices.
 - When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 - **3:** Instruction cycle period (TcY) equals four times the input oscillator time base period.

TABLE 12-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR54A (CON'T)

AC Characteristics Standard Operating Conditions (unless otherwise specified)

Operating Temperature $0^{\circ}\text{C} \leq \text{Ta} \leq +70^{\circ}\text{C}$ (commercial) $-40^{\circ}\text{C} \leq \text{Ta} \leq +85^{\circ}\text{C}$ (industrial) $-40^{\circ}\text{C} \leq \text{Ta} \leq +125^{\circ}\text{C}$ (extended)

Operating Voltage VDD range is described in Section 12.1, Section 12.2 and Section 12.3.

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
1	Tosc	External CLKIN Period ⁽²⁾	250	_	_	ns	XT osc mode
			250	_	_	ns	HS osc mode (04)
			100	_	_	ns	HS osc mode (10)
			50	_	_	ns	HS osc mode (20)
			5.0	_	-/	μs	LP osc mode
		Oscillator Period ⁽²⁾	250	_	\mathcal{A}	ns	RC osc mode
			250	-/	10,00 0	ns	XT osc mode
	//		250	=	250	ns	HS osc mode (04)
	/		100	//-	250	ns	HS osc mode (10)
			50	/ _	250	ns	HS osc mode (20)
			5.0	_	200	μs	LP osc mode
2	TCY	Instruction Cycle Time ⁽³⁾	_	4/Fos C	Ш	ı	
3	TosL, TosH	Clock in (OSC1) Low or High	50*	1	-	ns	XT oscillator
		Time	20*	_	_	ns	HS oscillator
			2.0*	_	_	μs	LP oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall	_	_	25*	ns	XT oscillator
777	- 20	Time	7	-	25*	ns	HS oscillator
HIA	of	onion '	E	A	50*	ns	LP oscillator

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 - 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.
 - When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 - 3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

FIGURE 12-3: CLKOUT AND I/O TIMING - PIC16CR54A




TABLE 12-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16CR54A

AC Charac	teristics	Standard Operating Conditions (unless otherwise specified)									
			+70°C (commer	,							
		-40 °C \leq TA \leq +85°C (industrial) -40 °C \leq TA \leq +125°C (extended)									
//		Operating Voltage VDD range is des			1, Section 12	.2 and					
		Section 12.3.									
Parameter											
No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units					
10	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽²⁾	_	15	30**	ns					
11	TosH2ckH	OSC1 [↑] to CLKOUT ^{↑(2)}	_	15	30**	ns					
12	TckR	CLKOUT rise time ⁽²⁾	4	5.0	15**	ns					
13	TckF	CLKOUT fall time ⁽²⁾	A = f	5.0	15**	ns					
14	TckL2ioV	CLKOUT√ to Port out valid ⁽²⁾	. HT T	7 <u>.</u> 0	40**	ns					
15	TioV2ckH	Port in valid before CLKOUT ⁽²⁾	0.25 TCY+30*	_	_	ns					
16	TckH2iol	Port in hold after CLKOUT ⁽²⁾	0*	_	_	ns					
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid ⁽³⁾	_	_	100*	ns					
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	_	_	ns					
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	_	_	ns					
20	TioR	Port output rise time ⁽³⁾	_	10	25**	ns					
21	TioF	Port output fall time ⁽³⁾	_	10	25**	ns					

^{*} These parameters are characterized but not tested.

- 2: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.
- 3: See Figure 12-1 for loading conditions.

^{**} These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 12-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16CR54A




TABLE 12-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16CR54A

AC Charac	teristics	Standard Operating Conditions (u Operating Temperature $0^{\circ}C \le -40^{\circ}C \le -40^{\circ}C \le 0$ Operating Voltage VDD range is des	$TA \le +7$ $TA \le +8$ $TA \le +1$	0°C (co 35°C (ind 25°C (e	mmercial) extended	al) d)	12.2 and Section 12.3.
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	1.0*	Á	1	μs	VDD = 5.0V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7.0*	18*	40*	ms	VDD = 5.0V (Commercial)
32	TDRT	Device Reset Timer Period	7.0*	18*	30*	ms	VDD = 5.0V (Commercial)
34	Tioz	I/O Hi-impedance from MCLR Low	_	_	1.0*	μs	

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

DS30453C-page 91

FIGURE 12-5: TIMERO CLOCK TIMINGS - PIC16CR54A




TABLE 12-4: TIMERO CLOCK REQUIREMENTS - PIC16CR54A

A	C Cha	Operating Temperation	Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended) Operating Voltage VDD range is described in Section 12.1, Section 12.2 Section 12.3.					
Param No.	Sym	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width - No Prescaler	0	.5 Tcy + 20*	_		ns	/
		- With Prescale	r	10*		\neq	ns	
41	TtOL	T0CKI Low Pulse Width - No Prescaler	0	0.5 Tcy + 20*	_		ns	
		- With Prescale	r	10*	1	_	ns	
42	Tt0P	TOCKI Period	20	or <u>Tcy + 40</u> * N		l	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



www.agelectronica.com

PIC16C54A

PIC16C5X

13.0 ELECTRICAL CHARACTERISTICS - PIC16C54A

Absolute Maximum Ratings[†]

Ambient temperature under bias	55°C to +125°C
Storage temperature	–65°C to +150°C
Voltage on VDD with respect to Vss	
Voltage on MCLR with respect to Vss	0 to +14V
Voltage on all other pins with respect to Vss	
Total power dissipation ⁽¹⁾	
Max. current out of Vss pin	150 mA
Max. current into VDD pin	
Max. current into an input pin (TOCKI only)	±500 μA
Input clamp current, IiK (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Max. output current sunk by any I/O pin	
Max. output current sourced by any I/O pin	20 mA
Max. output current sourced by a single I/O port (PORTA or B)	50 mA
Max. output current sunk by a single I/O port (PORTA or B)	50 mA
Note 1. Down dissinction is coloulated as follows: Ddia Von v (Inn. 7 Iou) + 7 ($(1/100 \text{ Most}) \times 1000 \times 5000 \times 1000$

Note 1: Power dissipation is calculated as follows: Pdis = Vdd x {Idd - Σ IOH} + Σ {(Vdd-VoH) x IOH} + Σ (VoL x IOL)

[†] NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



www.agelectronica.com

PIC16C5X

PIC16C54A

13.1 <u>DC Characteristics:</u> <u>PIC16C54A-04, 10, 20 (Commercial)</u> <u>PIC16C54A-04I, 10I, 20I (Industrial)</u>

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)							
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions			
Supply Voltage XT, RC and LP options HS option	VDD	3.0 4.5		6.25 5.5	>>				
RAM Data Retention Voltage ⁽²⁾	VDR	_	1.5*	_	V	Device in SLEEP mode			
VDD start voltage to ensure Power-on Reset	VPOR	7	Vss	-	V	See Section 7.4 for details on Power-on Reset			
VDD rise rate to ensure Power-on Reset	SVDD	0.05*	_	-	V/ms	See Section 7.4 for details on Power-on Reset			
Supply Current ⁽³⁾ XT and RC ⁽⁴⁾ options HS option LP option, Commercial	IDD		1.8 2.4 4.5 14	2.4 8.0 16 29	mA mA	Fosc = 4.0 MHz, VDD = 5.5V Fosc = 10 MHz, VDD = 5.5V Fosc = 20 MHz, VDD = 5.5V Fosc = 32 kHz, VDD = 3.0V, WDT disabled			
LP option, Industrial			17	37		Fosc = 32 kHz , VDD = 3.0V , WDT disabled			
Power-down Current ⁽⁵⁾ Commercial	IPD	_	4.0 0.25	12 4.0	μΑ μΑ	VDD = 3.0V, WDT enabled VDD = 3.0V, WDT disabled			
Industrial			5.0 0.3	14 5.0	μA μA	VDD = 3.0V, WDT enabled VDD = 3.0V, WDT disabled			

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:

 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to

 Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - **4:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in $k\Omega$.
 - 5: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

www.agelectronica.com

PIC16C5X

13.2 DC Characteristics: PIC16C54A-04E, 10E, 20E (Extended)

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (extended)						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage XT and RC options HS option	VDD	3.5 4.5	Z	5.5 5.5	V			
RAM Data Retention Voltage ⁽²⁾	VDR	_	1.5*	_	V	Device in SLEEP mode		
VDD start voltage to ensure Power-on Reset	VPOR	_	Vss	_	V	See Section 7.4 for details on Power-on Reset		
VDD rise rate to ensure Power-on Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾ XT and RC ⁽⁴⁾ options HS option	IDD	Ξ	1.8 4.8 9.0	3.3 10 20	mΑ	Fosc = 4.0 MHz, VDD = 5.5V Fosc = 10 MHz, VDD = 5.5V Fosc = 20 MHz, VDD = 5.5V		
Power-down Current ⁽⁵⁾	IPD							
XT and RC options HS option			5.0 0.8 4.0 0.25	22 18 22 18	μΑ μΑ μΑ μΑ	VDD = 3.5V, WDT enabled VDD = 3.5V, WDT disabled VDD = 3.5V, WDT enabled VDD = 3.5V, WDT disabled		

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in $k\Omega$.
 - 5: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

PIC16C54A

13.3 <u>DC Characteristics:</u> <u>PIC16LC54A-04 (Commercial)</u> PIC16LC54A-04I (Industrial))

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial)						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage XT and RC options LP options	VDD	3.0 2.5	11	6.25 6.25	>>			
RAM Data Retention Voltage ⁽²⁾	VDR	_	1.5*	_	V	Device in SLEEP mode		
VDD start voltage to ensure Power-on Reset	VPOR	7	Vss	-	V	See Section 7.4 for details on Power-on Reset		
VDD rise rate to ensure Power-on Reset	SVDD	0.05*	_	-	V/ms	See Section 7.4 for details on Power-on Reset		
Supply Current ⁽³⁾ XT and RC ⁽⁴⁾ options LP option, Commercial LP option, Industrial LP option, Extended	IDD		0.5 11 11 11	2.5 27 35 37	μA μA	FOSC = 4.0 MHz, VDD = 5.5V FOSC = 32 kHz, VDD = 2.5V WDT disabled FOSC = 32 kHz, VDD = 2.5V WDT disabled FOSC = 32 kHz, VDD = 2.5V WDT disabled		
Power-down Current ⁽⁵⁾ Commercial Industrial Extended	IPD	_ _ _ _	2.5 0.25 2.5 0.25 2.5 0.25	12 4.0 14 5.0 15 7.0	μΑ μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT enabled VDD = 2.5V, WDT disabled		

^{*} These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - **4:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.
 - 5: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

13.4 <u>DC Characteristics:</u> <u>PIC16C54A-04, 10, 20, PIC16LC54A-04, PIC16LV54A-02 (Commercial)</u> <u>PIC16C54A-04I, 10I, 20I, PIC16LC54A-04I, PIC16LV54A-02I (Industrial)</u> <u>PIC16C54A-04E, 10E, 20E (Extended)</u>

Standard Operating Conditions (unless otherwise specified)

Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)

DC Characteristics
All Pins Except
Power Supply Pins

 -40° C \leq TA \leq +85 $^{\circ}$ C (industrial) -20 $^{\circ}$ C \leq TA \leq +85 $^{\circ}$ C (industrial - PIC16I

 $-20^{\circ}C \le TA \le +85^{\circ}C$ (industrial - PIC16LV54A-02I)

 $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C} \text{ (extended)}$

Operating Voltage VDD range is described in Section 13.1, Section 13.2 and Section 13.3.

		1 (4)							
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions			
Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	VIL	Vss Vss Vss Vss Vss	11111	0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V	Pin at hi-impedance RC option only ⁽⁴⁾ XT, HS and LP options			
Input High Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	VIH	0.2 VDD+1V 2.0 0.85 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD	V V V V	For all V _{DD} (5) 4.0V < V _{DD} ≤ 5.5V ⁽⁵⁾ RC option only ⁽⁴⁾ XT, HS and LP options			
Hysteresis of Schmitt Trigger inputs	VHYS	0.15VDD*	_	_	V				
Input Leakage Current ⁽³⁾ I/O ports MCLR T0CKI OSC1	IIL	-1.0 -5.0 -3.0 -3.0	0.5 — — 0.5 0.5 0.5	+1.0 — +5.0 +3.0 +3.0	μΑ — μΑ μΑ μΑ μΑ	For Vdd \leq 5.5V Vss \leq Vpin \leq Vdd, Pin at hi-impedance Vpin = Vss +0.25V ⁽²⁾ Vpin = Vdd ⁽²⁾ Vss \leq Vpin \leq Vdd Vss \leq Vpin \leq Vdd, XT, HS and LP options			
Output Low Voltage I/O ports OSC2/CLKOUT	Vol	u <u>c</u>	U_X	0.6 0.6	V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, RC option only			
Output High Voltage I/O ports ⁽³⁾ OSC2/CLKOUT	Vон	VDD-0.7 VDD-0.7			V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, RC option only			

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
 - 3: Negative current is defined as coming out of the pin.
 - 4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
 - 5: The user may use the better of the two specifications.

13.5 <u>Timing Parameter Symbology and Load Conditions</u>


The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

T					
F	Frequency	T	Γ	Time	
Lowerd	case subscripts (pp) and their mea	nings:			
рр					Ī
2	to	n	nc	MCLR	
ck	CLKOUT	0	osc	oscillator	
су	cycle time	0	os	OSC1	
drt	device reset timer	to	0	T0CKI	
io	I/O port	V	wdt	watchdog timer	
Upperd	case letters and their meanings:				
S		7			
F	Fall	F)	Period	
Н	High	F	₹	Rise	
I	Invalid (Hi-impedance)	V	/	Valid	
L	Low	Z	<u> </u>	Hi-impedance	

FIGURE 13-1: LOAD CONDITIONS - PIC16C54A



Electrónica S.A. de C.V.

PIC16C54A PIC16C5X

13.6 <u>Timing Diagrams and Specifications</u>

FIGURE 13-2: EXTERNAL CLOCK TIMING - PIC16C54A




TABLE 13-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54A

AC Characteristics	Standard Operating Conditions (unless otherwise specified)
	Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)
	-40° C \leq TA \leq +85 $^{\circ}$ C (industrial)
	-20 °C \leq TA \leq +85°C (industrial - PIC16LV54A-02I)
	$-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C} \text{ (extended)}$
//	Operating Voltage VDD range is described in Section 13.1, Section 13.2 and Section 13.3.

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	Fosc	External CLKIN Frequency(2)	DC	_	4.0	MHz	XT osc mode
			DC	_	2.0	MHz	XT osc mode (PIC16LV54A)
//			DC	_	4.0	MHz	HS osc mode (04)
			DC	_	10	MHz	HS osc mode (10)
			DC	_	20	MHz	HS osc mode (20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency(2)	DC	_	4.0	MHz	RC osc mode
	- 46-	/	DC	7 - 1	2.0	MHz	RC osc mode (PIC16LV54A)
KIO	$I^{\circ}II$	mmen	0.1	-4	4.0	MHz	XT osc mode
		WILLUM.	0.1	dt 1	2.0	MHz	XT osc mode (PIC16LV54A)
			4	_	4.0	MHz	HS osc mode (04)
			4	_	10	MHz	HS osc mode (10)
			4	_	20	MHz	HS osc mode (20)
			5	_	200	kHz	LP osc mode

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

 When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
- 3: Instruction cycle period (TcY) equals four times the input oscillator time base period.

PIC16C54A

TABLE 13-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54A (CON'T)

AC Characteristics Standard Operating Conditions (unless otherwise specified)

Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)

 $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C} \text{ (industrial)}$

 $-20^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ (industrial - PIC16LV54A-02I)

 $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C} \text{ (extended)}$

Operating Voltage VDD range is described in Section 13.1, Section 13.2 and Section 13.3.

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
1	Tosc	External CLKIN Period ⁽²⁾	250	_	_	ns	XT osc mode
			500	_	_	ns	XT osc mode (PIC16LV54A)
			250	_	_	ns	HS osc mode (04)
			100	_	_	ns	HS osc mode (10)
			50	_	_	ns	HS osc mode (20)
		/	5.0	_	_	μs	LP osc mode
		Oscillator Period ⁽²⁾	250	_	-/	ns	RC osc mode
			500	_	\mathcal{H}	ns	RC osc mode (PIC16LV54A)
			250	-/	10,00 0	ns	XT osc mode
	//		500	-//	_	ns	XT osc mode (PIC16LV54A)
			250	4	250	ns	HS osc mode (04)
			100	_	250	ns	HS osc mode (10)
			50	_	250	ns	HS osc mode (20)
4			5.0	-	200	μs	LP osc mode
2	TCY	Instruction Cycle Time ⁽³⁾	_	4/Fos C	_	_	
3	TosL, TosH	Clock in (OSC1) Low or High	85*	_	_	ns	XT oscillator
	A 44	Time	20*		4	ns	HS oscillator
[P,I]	h1.1	1773171771	2.0*	7.	4	μs	LP oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall	_		25*	ns	XT oscillator
		Time	_	_	25*	ns	HS oscillator
		ro abaractarizad but not tootad	_	_	50*	ns	LP oscillator


^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.
 - When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
- **3:** Instruction cycle period (TcY) equals four times the input oscillator time base period.

> PIC16C5X PIC16C54A





CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C54A TABLE 13-2:

AC Charac	cteristics	Standard Operating Conditions (unless otherwise specified) $ \begin{array}{l} \text{O°C} \leq \text{TA} \leq +70 \text{°C (commercial)} \\ -40 \text{°C} \leq \text{TA} \leq +85 \text{°C (industrial)} \\ -20 \text{°C} \leq \text{TA} \leq +85 \text{°C (industrial - PIC16LV54A-02I)} \\ -40 \text{°C} \leq \text{TA} \leq +125 \text{°C (extended)} \\ \text{Operating Voltage VDD range is described in Section 13.1, Section 13.2 ar Section 13.3.} \\ \end{array} $							
Parameter No.	Sum	Characteristic		Min	Typ ⁽¹⁾	Max	Units		
NO.	Sym			IVIIII	iyp. /	IVIAX	Ullits		
10	TosH2ckL	OSC1 [↑] to CLKOUT↓ ⁽²⁾		_	15	30**	ns		
11	TosH2ckH	OSC1 [↑] to CLKOUT ⁽²⁾	$(Y \mid A)$	- 7	15	30**	ns		
12	TckR	CLKOUT rise time ⁽²⁾		-77	5.0	15**	ns		
13	TckF	CLKOUT fall time ⁽²⁾	70/1	TO TES	5.0	15**	ns		
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽²	2)	1		40**	ns		
15	TioV2ckH	Port in valid before CLKOUT	-∱(2)	0.25 TCY+30*	_		ns		
16	TckH2iol	Port in hold after CLKOUT ⁽	(2)	0*	_		ns		
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port ou	ut valid ⁽³⁾	1		100*	ns		
18	TosH2iol	OSC1↑ (Q2 cycle) to Port in (I/O in hold time)	TBD	_		ns			
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	_	_	ns			
20	TioR	Port output rise time ⁽³⁾		10	25**	ns			
21	TioF	Port output fall time ⁽³⁾	_	10	25**	ns			

These parameters are characterized but not tested.

- 2: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.
- 3: See Figure 14-1 for loading conditions.

^{**} These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

www.agelectronica.com

PIC16C5X

PIC16C54A

FIGURE 13-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C54A




TABLE 13-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C54A

AC Characteristics Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-20^{\circ}C \le TA \le +85^{\circ}C$ (industrial - PIC16LV54A-02I) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)

Operating Voltage VDD range is described in Section 13.1, Section 13.2 and Section 13.3.

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100* 1µs			ns —	VDD = 5.0V VDD = 5.0V (PIC16LV54A only)
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9.0*	18*	30*	ms	VDD = 5.0V (Commercial)
32	TDRT	Device Reset Timer Period	9.0*	18*	30*	ms	VDD = 5.0V (Commercial)
34	Tioz	I/O Hi-impedance from $\overline{\text{MCLR}}$ Low			100* 1µs	ns —	(PIC16LV54A only)

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C54A PIC16C5X

FIGURE 13-5: TIMERO CLOCK TIMINGS - PIC16C54A




TABLE 13-4: TIMERO CLOCK REQUIREMENTS - PIC16C54A

A	C Cha		Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-20^{\circ}C \le TA \le +85^{\circ}C$ (industrial - PIC16LV54A-02I) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended) Operating Voltage VDD range is described in Section 13.1, Section 13.2 and Section 13.3.								
Param No.	Sym	Characteristic				Min	Typ ⁽¹⁾	Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse Wi	dth - No	Prescaler	(0.5 Tcy + 20*		_	ns		
			- Wit	th Prescale	r	10*	1		ns		
41	Tt0L	T0CKI Low Pulse Wid	dth - No	Prescaler	(0.5 Tcy + 20*	_		ns		
			- Wi	th Prescale	r	10*			ns	1	
42	Tt0P	T0CKI Period			2	0 or <u>Tcy + 40</u> * N			ns	Whichever is gre N = Prescale Va (1, 2, 4,, 2	lue

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



www.agelectronica.com

PIC16C54A

NOTES:



Electrónica S.A. de C.V.

PIC16C54A PIC16C5X

14.0 DC AND AC CHARACTERISTICS - PIC16C54A

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables, the data presented is outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution, while "max" or "min" represents (mean + 3σ) and (mean – 3σ) respectively, where σ is standard deviation.

FIGURE 14-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE




TABLE 14-1: RC OSCILLATOR FREQUENCIES

Сехт	REXT V	Average Fosc @ 5 V, 25°C		
20 pF	3.3 k	4.973 MHz	± 27%	
	5 k	3.82 MHz	± 21%	
	10 k	2.22 MHz	± 21%	
	100 k	262.15 kHz	± 31%	
100 pF	3.3 k	1.63 MHz	± 13%	
	5 k	1.19 MHz	± 13%	
	10 k	684.64 kHz	± 18%	
	100 k	71.56 kHz	± 25%	
300 pF	3.3 k	660 kHz	± 10%	
	5.0 k	484.1 kHz	± 14%	
	10 k	267.63 kHz	± 15%	
	160 k	29.44 kHz	± 19%	

The frequencies are measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5 V.

FIGURE 14-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 20 PF




FIGURE 14-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 100 PF




FIGURE 14-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 300 PF




FIGURE 14-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED (25°C)




FIGURE 14-6: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs. VDD




FIGURE 14-7: VIH, VIL OF MCLR, TOCKI AND OSC1 (IN RC MODE) vs. VDD




FIGURE 14-8: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs. VDD




FIGURE 14-9: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 20 PF, 25°C)





FIGURE 14-10: MAXIMUM IDD vs. FREQUENCY (WDT DIS, RC MODE @ 20 PF, -40°C TO +85°C)



PIC16C54A

FIGURE 14-11: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 100 PF, 25°C)





FIGURE 14-12: MAXIMUM IDD vs. FREQUENCY (WDT DIS, RC MODE @ 100 PF, -40°C TO +85°C)



PIC16C54A PIC16C5X

FIGURE 14-13: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 300 PF, 25°C)





FIGURE 14-14: MAXIMUM IDD vs. FREQUENCY (WDT DIS, RC MODE @ 300 PF, -40°C TO +85°C)



www.agelectronica.com www.agelectronica.com

PIC16C5X

PIC16C54A

FIGURE 14-15: WDT TIMER TIME-OUT PERIOD vs. VDD




TABLE 14-2: INPUT CAPACITANCE FOR PIC16C54A/C58A

Pin	Typical Capacitance (pF)					
FIII	18L PDIP	18L SOIC				
RA port	5.0	4.3				
RB port	5.0	4.3				
MCLR	17.0	17.0				
OSC1	4.0	3.5				
OSC2/CLKOUT	4.3	3.5				
TOCKI	3.2	2.8				

All capacitance values are typical at 25°C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

Electrónica S.A. de C.V.

DS30453C-page 112

www.agelectronica.com www.agelectronica.com

PIC16C54A PIC16C5X

FIGURE 14-16: TRANSCONDUCTANCE (gm)
OF HS OSCILLATOR vs. VDD




FIGURE 14-17: TRANSCONDUCTANCE (gm)
OF LP OSCILLATOR vs. VDD





FIGURE 14-18: TRANSCONDUCTANCE (gm)
OF XT OSCILLATOR vs. VDD



S.A. de C.V.

PIC16C54A

FIGURE 14-19: IOH vs. VOH, VDD = 3 V




FIGURE 14-20: IOH vs. VOH, VDD = 5 V




FIGURE 14-21: IOL vs. VOL, VDD = 3 V





FIGURE 14-22: IoL vs. Vol, VDD = 5 V



15.0 ELECTRICAL CHARACTERISTICS - PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B

Absolute Maximum Ratings[†]


Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss	0 to +14V
Voltage on all other pins with respect to Vss	$-0.6V$ to $(VDD + 0.6V)$
Total power dissipation ⁽¹⁾	
Max. current out of Vss pin	150 mA
Max. current into VDD pin	100 mA
Max. current into an input pin (T0CKI only)	±500 μA
Input clamp current, lik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loκ (Vo < 0 or Vo > VDD)	±20 mA
Max. output current sunk by any I/O pin	
Max. output current sourced by any I/O pin	20 mA
Max. output current sourced by a single I/O (Port A, B or C)	50 mA
Max. output current sunk by a single I/O (Port A, B or C)	50 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD-VDD-VDD) x {IDD - \sum IOH} + \sum {(VDD-VDD) x {IDD - \sum IOH} + \sum {(VDD-VDD) x {IDD - \sum IOH} + \sum {(VDD-VDD) x {IDD - \sum IOH} + \sum {(VDD-VD) x {IDD - \sum IOH} + \sum IOH} + \sum {(VDD-VD) x {IDD - \sum IDD - \sum	VOH) x IOH} + \sum (VOL x IOL)

[†] NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for

extended periods may affect device reliability.





FIGURE 15-1: PIC16C54C VOLTAGE-FREQUENCY GRAPH, 0°C ≤ Ta ≤ +70°C



Note 1: The shaded region indicates the permissible combinations of voltage and frequency.

2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.





Note 1: The shaded region indicates the permissible combinations of voltage and frequency.

2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.

15.1 DC Characteristics: PIC16C54C/C55A/C56A/C57C/C58B-04, 20 (Commercial)

PIC16CR54C/CR56A/CR57C/CR58B-04, 20 (Commercial) PIC16C54C/C55A/C56A/C57C/C58B-04I, 20I (Industrial)

PIC16CR54B/CR/54C/CR56A/CR57C/CR58B-04I, 20I (Industrial)

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)				
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Supply Voltage XT, RC, LP and HS options HS option	VDD	3.0 4.5		5.5 5.5	> >	HS Option from 0 - 10MHz HS Option from 0 - 20MHz
RAM Data Retention Voltage ⁽²⁾	VDR	_	1.5*	_	V	Device in SLEEP mode
VDD start voltage to ensure Power-on Reset	VPOR		Vss	_	V	See Section 7.4 for details on Power-on Reset
VDD rise rate to ensure Power-on Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset
Supply Current ⁽³⁾⁽⁴⁾	IDD	_ _ _ _	1.8 2.6 4.5 14	2.4 3.6 16 32 40	7	Fosc = 4 MHz, VDD = 5.5V, XT mode Fosc = 10 MHz, VDD = 3.0V, HS mode Fosc = 20 MHz, VDD = 5.5V, HS mode Fosc = 32 kHz, VDD = 3.0V, LP mode, Commercial Fosc = 32 kHz, VDD = 3.0V, LP mode, Industrial
Power-down Current ⁽⁵⁾	IPD	— — —	0.25 0.25 1.8 2.0	4.0 5.0 7.0 8.0	μΑ μΑ μΑ μΑ	VDD = 3.0V, WDT disabled, Commercial VDD = 3.0V, WDT disabled, Industrial VDD = 5.5V, WDT disabled, Commercial VDD = 5.5V, WDT disabled, Industrial
Watchdog Timer Current	ΔIWDT		3.75 3.75 8 10	8.0 9.0 20 22	μΑ μΑ μΑ μΑ	VDD = 3.0V, Commercial VDD = 3.0V, Industrial VDD = 5.5V*, Commercial VDD = 5.5V*, Industrial

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:
 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
 Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - **4:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.
 - 5: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

15.2 <u>DC Characteristics:</u> <u>PIC16C54C/C55A/C56A/C57C/C58B-04E, 20E (Extended)</u> <u>PIC16CR54C/CR56A/CR57C/CR58B-04E, 20E (Extended)</u>

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (extended)					
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Supply Voltage XT, RC, LP and HS options HS option	VDD	3.0 4.5		5.5 5.5	V	HS Option from 0 - 10MHz HS Option from 0 - 20MHz	
RAM Data Retention Voltage ⁽²⁾	VDR	_	1.5*	_	V	Device in SLEEP mode	
VDD start voltage to ensure Power-on Reset	VPOR	7	Vss		V	See Section 7.4 for details on Power-on Reset	
VDD rise rate to ensure Power-on Reset	SVDD	0.05*	_	-	V/ms	See Section 7.4 for details on Power-on Reset	
Supply Current ⁽³⁾ XT and RC ⁽⁴⁾ options HS option	IDD	Ξ	1.8 9.0	3.3 20	mA mA	Fosc = 4.0 MHz, VDD = 5.5V Fosc = 20 MHz, VDD = 5.5V	
Power-down Current ⁽⁵⁾	IPD	_	0.3 10 12	17 50 60	μΑ μΑ μΑ	VDD = 3.0V, WDT disabled VDD = 4.5V, WDT disabled VDD = 5.5V, WDT disabled	
Watchdog Timer Current	Δlwdt	_	4.5 8 14	14 18 30	μΑ μΑ μΑ	VDD = 3.0V VDD = 4.5V* VDD = 5.5V*	

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:

 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to

 Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - **4:** Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.
 - 5: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

15.3 <u>DC Characteristics:</u> <u>PIC16LC5X-04, PIC16LCR5X-04 (Commercial)</u> <u>PIC16LC5X-04I, PIC16LCR5X-04I (Industrial)</u>

DC Characteristics Power Supply Pins	Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Supply Voltage XT and RC options LP options	VDD	3.0 2.5	11	5.5 5.5	>>		
RAM Data Retention Voltage ⁽²⁾	VDR	_	1.5*	_	V	Device in SLEEP mode	
VDD start voltage to ensure Power-on Reset	VPOR	4-	Vss	_	V	See Section 7.4 for details on Power-on Reset	
VDD rise rate to ensure Power-on Reset	SVDD	0.05*	_	_	V/ms	See Section 7.4 for details on Power-on Reset	
Supply Current ⁽³⁾⁽⁴⁾	IDD	_ _ _	0.4 0.5 11	0.6 2.4 27 35	mA mA μA	FOSC = 4.0 MHz, VDD = 2.5V, XT mode FOSC = 4.0 MHz, VDD = 5.5V, XT mode FOSC = 32 kHz, VDD = 2.5V, LP mode, Commercial FOSC = 32 kHz, VDD = 2.5V, LP mode, Industrial	
Power-down Current ⁽⁵⁾	IPD		0.25 0.25	2 3	μA μA	VDD = 2.5V, WDT disabled, Commercial VDD = 2.5V, WDT disabled, Industrial	
Watchdog Timer Current	Δlwdt		0.8 1	3 5	μA μA	VDD = 2.5V, Commercial VDD = 2.5V, Industrial	

^{*} These parameters are characterized but not tested.

- **Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:
 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
 Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through REXT. The current through the resistor can be estimated by the formula: IR = VDD/2REXT (mA) with REXT in kΩ.
 - 5: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

© 2000 Microchip Technology Inc. Preliminary DS30453C-page 119

15.4 DC Characteristics: PIC16C54B/C54C/C55A/C56A/C57C/C58B-04, 20 (Commercial, Industrial,

Extended)

PIC16LC54B/LC54C/LC55A/LC56A/LC57C/LC58B-04 (Commercial, Industrial) PIC16CR54C/CR56A/CR57C/CR58B-04, 20 (Commercial, Industrial, Extended) PIC16LCR54B/LCR54C/LCR56A/LCR57C/LCR58B-04 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise specified)

DC Characteristics All Pins Except **Power Supply Pins** Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)

 $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C} \text{ (industrial)}$

 $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (extended)

Operating Voltage VDD range is described in Section 15.1, Section 15.2 and

Section 15.3.

Scotlott 10.0.						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Input Low Voltage I/O Ports I/O Ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	VIL	Vss Vss Vss Vss Vss		0.8 V 0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	>>>>	4.5V <vdd 5.5v="" only<sup="" option="" otherwise="" rc="" ≤="">(4) XT, HS and LP options</vdd>
Input High Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger) OSC1	Vih	2.0 0.25 Vdd+0.8V 0.85 Vdd 0.85 Vdd 0.85 Vdd 0.7 Vdd	_ _ _ _	VDD VDD VDD VDD VDD VDD	V V V V	4.5V < VDD ≤ 5.5V Otherwise RC option only ⁽⁴⁾ XT, HS and LP options
Hysteresis of Schmitt Trigger inputs	VHYS	0.15VDD*	_		V	
Input Leakage Current ⁽³⁾ I/O ports	lı∟	-1.0	0.5	+1.0	μА	For VDD ≤ 5.5V Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
MCLR TOCKI OSC1	PΛ	-5.0 -3.0 -3.0	0.5 0.5 0.5	+5.0 +3.0 +3.0	μΑ μΑ μΑ μΑ	$VPIN = VSS + 0.25V^{(2)}$ $VPIN = VDD^{(2)}$ $VSS \le VPIN \le VDD$ $VSS \le VPIN \le VDD,$
Output Low Voltage I/O ports OSC2/CLKOUT	VoL	=	=	0.6 0.6	V V	XT, HS and LP options IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, RC option only
Output High Voltage I/O ports ⁽³⁾ OSC2/CLKOUT	Vон	VDD-0.7 VDD-0.7	_	<u> </u>	V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, RC option only

^{*} These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
 - **3:** Negative current is defined as coming out of the pin.
 - 4: For the RC option, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

DS30453C-page 121

PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B


15.5 <u>Timing Parameter Symbology and Load Conditions</u>

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS

T			
F	Frequency	Т	Time
Lowerd	case subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os	OSC1
drt	device reset timer	tO	TOCKI
io	I/O port	wdt	watchdog timer
Upper	case letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 15-3: LOAD CONDITIONS - PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B, PIC16CR5X



15.6 <u>Timing Diagrams and Specifications</u>

FIGURE 15-4: EXTERNAL CLOCK TIMING - PIC16C5X, PIC16CR5X




TABLE 15-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C5X, PIC16CR5X

AC Characteristics	Standard Operating Conditions (unless otherwise specified)					
	Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)					
	-40°C ≤ TA ≤ +85°C (industrial)					
	$-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C} \text{ (extended)}$					
	Operating Voltage VDD range is described in Section 15.1, Section 15.2 and Section 15.3.					

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	Fosc	External CLKIN Frequency(2)	DC	7/-	4.0	MHz	XT osc mode
			DC	//—	4.0	MHz	HS osc mode (04)
			DC	_	20	MHz	HS osc mode (20)
			DC	_	200	kHz	LP osc mode
4		Oscillator Frequency ⁽²⁾	DC	_	4.0	MHz	RC osc mode
			DC	_	4.0	MHz	XT osc mode
			DC	_	4.0	MHz	HS osc mode (04)
			DC		20	MHz	HS osc mode (20)
	$\Delta \Delta d$	mánian	DC	<u> </u>	200	kHz	LP osc mode
1	Tosc	External CLKIN Period ⁽²⁾	250) =/4	1-	ns	XT osc mode
		- 020000	250	-	_	ns	HS osc mode (04)
			50	_	_	ns	HS osc mode (20)
			5.0	1	_	μs	LP osc mode
		Oscillator Period ⁽²⁾	250		_	ns	RC osc mode
			250	_	2,200	ns	XT osc mode
			250	_	250	ns	HS osc mode (04)
			50	_	250	ns	HS osc mode (20)
			5.0	_	200	μs	LP osc mode

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.
- When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
- **3:** Instruction cycle period (TcY) equals four times the input oscillator time base period.

www.agelectronica.com

PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B

TABLE 15-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C5X, PIC16CR5X (CON'T)

AC Characteristics Standard Operating Conditions (unless otherwise specified)
Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial)

 $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C} \text{ (industrial)}$

 -40° C \leq TA \leq +125 $^{\circ}$ C (extended)

Operating Voltage VDD range is described in Section 15.1, Section 15.2 and Section 15.3.

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
2	Tcy	Instruction Cycle Time ⁽³⁾	_	4/Fosc	_	_		
3	TosL, TosH	Clock in (OSC1) Low or High	50*	_	_	ns	XT oscillator	
		Time	20*	_	_	ns	HS oscillator	
			2.0*	_	_	μs	LP oscillator	
4	TosR, TosF	Clock in (OSC1) Rise or Fall	_	_	25*	ns	XT oscillator	
		Time	-	_	25*	ns	HS oscillator	
	_//		-	/	50*	ns	LP oscillator	

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.
 - When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
- 3: Instruction cycle period (Tcy) equals four times the input oscillator time base period.

Electrónica S.A. de C.V.

© 2000 Microchip Technology Inc. Preliminary DS30453C-page 123

FIGURE 15-5: CLKOUT AND I/O TIMING - PIC16C5X, PIC16CR5X




TABLE 15-2: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C5X, PIC16CR5X

AC Characteristics	Standard Operating Co.	nditions (unless otherwise specified)
	Operating Temperature	0°C ≤ TA ≤ +70°C (commercial)
		$-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ (industrial)
		$-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C} \text{ (extended)}$

Operating Voltage VDD range is described in Section 15.1, Section 15.2 and Section 15.3.

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units
10	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽²⁾	_	15	30**	ns
11	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽²⁾	_	15	30**	ns
12	TckR	CLKOUT rise time ⁽²⁾	4	5.0	15**	ns
13	TckF	CLKOUT fall time ⁽²⁾	4-1	5.0	15**	ns
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽²⁾	A May 1		40**	ns
15	TioV2ckH	Port in valid before CLKOUT ⁽²⁾	0.25 TCY+30*	_	_	ns
16	TckH2ioI	Port in hold after CLKOUT ⁽²⁾	0*	_	_	ns
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid ⁽³⁾	_	_	100*	ns
18	TosH2ioI	OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	_	_	ns
19	TioV2osH	Port input valid to OSC1 [↑] (I/O in setup time)	TBD	_	_	ns
20	TioR	Port output rise time ⁽³⁾	_	10	25**	ns
21	TioF	Port output fall time ⁽³⁾	_	10	25**	ns

^{*} These parameters are characterized but not tested.

- 2: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.
- 3: See Figure 15-3 for loading conditions.

DS30453C-page 124 **Preliminary** © 2000 Microchip Technology Inc.

^{**} These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-6: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C5X, PIC16CR5X




TABLE 15-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C5X, PIC16CR5X

	AC Characte	AC Characteristics Standard Operating Conditions (unless otherwise specified)									
			Operating Temperature 0°C ≤	TA ≤ +7	'0°C (co	mmercia	al)				
			–40°C ≤	TA ≤ +8	35°C (inc	dustrial)					
-40° C \leq TA \leq +125 $^{\circ}$ C (extended)											
	Operating Voltage VDD range is described in Section 15.1, Section 15.2 and Section 15.3.										
	Parameter		_								
	Parameter		/ •	47				Y TY			
	Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
			Characteristic MCLR Pulse Width (low)	Min 1000*	Тур ⁽¹⁾ —	Max —		Conditions VDD = 5.0V			

(No Prescaler)

Device Reset Timer Period

I/O Hi-impedance from MCLR Low

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

9.0*

100*

18*

300*

30*

1000*

ms

ns

32

34

TDRT

Tioz

VDD = 5.0V (Commercial)

^{*} These parameters are characterized but not tested.

FIGURE 15-7: TIMERO CLOCK TIMINGS - PIC16C5X, PIC16CR5X




TABLE 15-4: TIMERO CLOCK REQUIREMENTS - PIC16C5X, PIC16CR5X

A	C Char	Operating Te Operating V	Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended) Operating Voltage VDD range is described in Section 15.1, Section 15.2 and Section 15.3.							
Param No.	Sym	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions		
40	Tt0H	T0CKI High Pulse Width- No Pre	escaler	0.5 Tcy + 20*	_		ns			
		- With P	rescaler	10*	_		ns			
41	TtOL	T0CKI Low Pulse Width - No Pre	escaler	0.5 Tcy + 20*		_	ns			
	/	- With P	rescaler	10*	-	_	ns			
42	Tt0P	T0CKI Period		20 or <u>Tcy + 40</u> * N	1	I	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)		

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



16.0 DC AND AC CHARACTERISTICS - PIC16C54C/CR54C/C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables, the data presented is outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution, while "max" or "min" represents (mean + 3σ) and (mean – 3σ) respectively, where σ is standard deviation.

FIGURE 16-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE




TABLE 16-1: RC OSCILLATOR FREQUENCIES

Сехт	Rехт	Average Fosc @ 5 V, 25°C		
20 pF	3.3 k	4.973 MHz	± 27%	
	5 k	3.82 MHz	± 21%	
	10 k	2.22 MHz	± 21%	
	100 k	262.15 kHz	± 31%	
100 pF	3.3 k	1.63 MHz	± 13%	
	5 k	1.19 MHz	± 13%	
	10 k	684.64 kHz	± 18%	
	100 k	71.56 kHz	± 25%	
300 pF	3.3 k	660 kHz	± 10%	
	5.0 k	484.1 kHz	± 14%	
	10 k	267.63 kHz	± 15%	
	160 k	29.44 kHz	± 19%	

The frequencies are measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5 V.

FIGURE 16-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 20 PF





FIGURE 16-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 100 PF



www.agelectronica.com

FIGURE 16-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 300 PF





FIGURE 16-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED (25°C)



© 2000 Microchip Technology Inc. Preliminary DS30453C-page 129

FIGURE 16-6: TYPICAL IPD vs. VDD, WATCHDOG ENABLED (25°C)





FIGURE 16-7: TYPICAL IPD vs. VDD, WATCHDOG ENABLED (-40°C, 85°C)



DS30453C-page 130







FIGURE 16-9: VIH, VIL OF MCLR, TOCKI AND OSC1 (IN RC MODE) vs. VDD



© 2000 Microchip Technology Inc. Preliminary

FIGURE 16-10: VTH (INPUT THRESHOLD TRIP POINT VOLTAGE) OF OSC1 INPUT (IN XT, HS AND LP MODES) vs. VDD




FIGURE 16-11: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 20 PF, 25°C)




FIGURE 16-12: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 100 PF, 25°C)





FIGURE 16-13: TYPICAL IDD vs. FREQUENCY (WDT DIS, RC MODE @ 300 PF, 25°C)



© 2000 Microchip Technology Inc. **Preliminary** DS30453C-page 133

FIGURE 16-14: WDT TIMER TIME-OUT PERIOD vs. VDD




TABLE 16-2: INPUT CAPACITANCE

Pin	Typical Capacitance (pF)				
FIII	18L PDIP	18L SOIC			
RA port	5.0	4.3			
RB port	5.0	4.3			
MCLR	17.0	17.0			
OSC1	4.0	3.5			
OSC2/CLKOUT	4.3	3.5			
TOCKI	3.2	2.8			

All capacitance values are typical at 25°C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

Electrónica S.A. de C.V.

DS30453C-page 134

FIGURE 16-15: IOH vs. VOH, VDD = 3 V




FIGURE 16-16: IOH vs. VOH, VDD = 5 V




FIGURE 16-17: IOL vs. Vol., VDD = 3 V





FIGURE 16-18: IOL vs. VOL, VDD = 5 V



© 2000 Microchip Technology Inc. **Preliminary** DS30453C-page 135


NOTES:



Electrónica S.A. de C.V.

17.0 PACKAGING INFORMATION

18-Lead Plastic Dual In-line (P) - 300 mil (PDIP)




	Units	INCHES*			MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		18			18		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32	
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68	
Base to Seating Plane	A1	.015		Į	0.38			
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26	
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60	
Overall Length	D	.890	.898	.905	22.61	22.80	22.99	
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78	
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing §	eВ	.310	.370	.430	7.87	9.40	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.
JEDEC Equivalent: MS-001
Drawing No. C04-007

^{*} Controlling Parameter § Significant Characteristic

28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)



	Units		INCHES*		N	MILLIMETERS		
Dimension L	imits.	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.140	.150	.160	3.56	3.81	4.06	
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	Е	.300	.310	.325	7.62	7.87	8.26	
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49	
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18	
Tip to Seating Plane	┙	.125	.130	.135	3.18	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65	
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56	
Overall Row Spacing §	еВ	.320	.350	.430	8.13	8.89	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	


Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.
JEDEC Equivalent: MO-095

Drawing No. C04-070

^{*} Controlling Parameter § Significant Characteristic

28-Lead Plastic Dual In-line (P) - 600 mil (PDIP)



	Units		INCHES*		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.160	.175	.190	4.06	4.45	4.83	
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	E	.595	.600	.625	15.11	15.24	15.88	
Molded Package Width	E1	.505	.545	.560	12.83	13.84	14.22	
Overall Length	D	1.395	1.430	1.465	35.43	36.32	37.21	
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78	
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing §	eВ	.620	.650	.680	15.75	16.51	17.27	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-011

Drawing No. C04-079

^{*} Controlling Parameter § Significant Characteristic

18-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)




	Units	INCHES*			MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		18			18		
Pitch	р		.050			1.27		
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64	
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39	
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30	
Overall Width	Ε	.394	.407	.420	10.01	10.34	10.67	
Molded Package Width	E1	.291	.295	.299	7.39	7.49	7.59	
Overall Length	D	.446	.454	.462	11.33	11.53	11.73	
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74	
Foot Length	L	.016	.033	.050	0.41	0.84	1.27	
Foot Angle	ф	0	4	8	0	4	8	
Lead Thickness	С	.009	.011	.012	0.23	0.27	0.30	
Lead Width	В	.014	.017	.020	0.36	0.42	0.51	
Mold Draft Angle Top	α	0	12	15	0	12	15	
Mold Draft Angle Bottom	β	0	12	15	0	12	15	

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-051

^{*} Controlling Parameter § Significant Characteristic

28-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)



	Units		INCHES*		N	MILLIMETERS		
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.050			1.27		
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64	
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39	
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30	
Overall Width	E	.394	.407	.420	10.01	10.34	10.67	
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59	
Overall Length	D	.695	.704	.712	17.65	17.87	18.08	
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74	
Foot Length	L	.016	.033	.050	0.41	0.84	1.27	
Foot Angle Top	ф	0	4	8	0	4	8	
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33	
Lead Width	В	.014	.017	.020	0.36	0.42	0.51	
Mold Draft Angle Top	α	0	12	15	0	12	15	
Mold Draft Angle Bottom	β	0	12	15	0	12	15	


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013

Drawing No. C04-052

^{*} Controlling Parameter § Significant Characteristic

20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)



	Units		INCHES*			MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX		
Number of Pins	n		20			20			
Pitch	р		.026			0.65			
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98		
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83		
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25		
Overall Width	Е	.299	.309	.322	7.59	7.85	8.18		
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38		
Overall Length	D	.278	.284	.289	7.06	7.20	7.34		
Foot Length	ļ	.022	.030	.037	0.56	0.75	0.94		
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25		
Foot Angle	ф	0	4	8	0.00	101.60	203.20		
Lead Width	В	.010	.013	.015	0.25	0.32	0.38		
Mold Draft Angle Top	α	0	5	10	0	5	10		
Mold Draft Angle Bottom	β	0	5	10	0	5	10		


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-150

Drawing No. C04-072

Preliminary DS30453C-page 142

^{*} Controlling Parameter § Significant Characteristic

28-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)




	Units		INCHES		MILLIMETERS*			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.026			0.65		
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98	
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83	
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25	
Overall Width	E	.299	.309	.319	7.59	7.85	8.10	
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38	
Overall Length	D	.396	.402	.407	10.06	10.20	10.34	
Foot Length	L	.022	.030	.037	0.56	0.75	0.94	
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25	
Foot Angle	ф	0	4	8	0.00	101.60	203.20	
Lead Width	В	.010	.013	.015	0.25	0.32	0.38	
Mold Draft Angle Top	α	0	5	10	0	5	10	
Mold Draft Angle Bottom	β	0	5	10	0	5	10	

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-150 Drawing No. C04-073

^{*} Controlling Parameter § Significant Characteristic

18-Lead Ceramic Dual In-line with Window (JW) - 300 mil (CERDIP)




	Units	Units INCHES*			MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		18			18		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.170	.183	.195	4.32	4.64	4.95	
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19	
Standoff	A1	.015	.023	.030	0.38	0.57	0.76	
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26	
Ceramic Pkg. Width	E1	.285	.290	.295	7.24	7.37	7.49	
Overall Length	D	.880	.900	.920	22.35	22.86	23.37	
Tip to Seating Plane	L	.125	.138	.150	3.18	3.49	3.81	
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30	
Upper Lead Width	B1	.050	.055	.060	1.27	1.40	1.52	
Lower Lead Width	В	.016	.019	.021	0.41	0.47	0.53	
Overall Row Spacing §	eВ	.345	.385	.425	8.76	9.78	10.80	
Window Width	W1	.130	.140	.150	3.30	3.56	3.81	
Window Length	W2	.190	.200	.210	4.83	5.08	5.33	
* Controlling Doromotor								

Preliminary

^{*} Controlling Parameter § Significant Characteristic JEDEC Equivalent: MO-036 Drawing No. C04-010


28-Lead Ceramic Dual In-line with Window (JW) - 600 mil (CERDIP)




	Units		INCHES*			MILLIMETERS			
Dimension Limits		MIN NOM		MAX MIN		NOM	MAX		
Number of Pins	n		28			28			
Pitch	р		.100			2.54			
Top to Seating Plane	Α	.170	.185	.200	4.32	4.70	5.08		
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19		
Standoff	A1	.015	.038	.060	0.38	0.95	1.52		
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88		
Ceramic Pkg. Width	E1	.514	.520	.526	13.06	13.21	13.36		
Overall Length	D	1.430	1.460	1.490	36.32	37.08	37.85		
Tip to Seating Plane	L	.125	.138	.150	3.18	3.49	3.81		
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30		
Upper Lead Width	B1	.050	.058	.065	1.27	1.46	1.65		
Lower Lead Width	В	.016	.020	.023	0.41	0.51	0.58		
Overall Row Spacing §	eB	.610	.660	.710	15.49	16.76	18.03		
Window Diameter	W	.270	.280	.290	6.86	7.11	7.37		
* Controlling Doromotor									

^{*} Controlling Parameter § Significant Characteristic JEDEC Equivalent: MO-103 Drawing No. C04-013

17.1 Package Marking Information









28-Lead CERDIP Windowed



Example



Example



Legend: XX...X Customer specific information*

YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Preliminary

NOTES:



APPENDIX A: COMPATIBILITY

To convert code written for PIC16CXX to PIC16C5X, the user should take the following steps:

- Check any CALL, GOTO or instructions that modify the PC to determine if any program memory page select operations (PA2, PA1, PA0 bits) need to be made.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- Eliminate any special function register page switching. Redefine data variables to reallocate them
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- Change Reset vector to proper value for processor used.
- Remove any use of the ADDLW and SUBLW instructions.
- 7. Rewrite any code segments that use interrupts.



NOTES:



INDEX

A
Absolute Maximum Ratings
ALU9
Applications5
Architectural Overview
Assembler
MPASM Assembler55
В
Block Diagram
On-Chip Reset Circuit36
PIC16C5X Series
Timer0
TMR0/WDT Prescaler30
Watchdog Timer40
Brown-out Protection Circuit41
C
Carry bit
Clocking Scheme
Code Protection
Configuration Bits
Configuration Word
PIC16C54/C54A/C55/C56/C57
PIC16CR54A/C54C/CR54C/C55A/C56A/
CR56A/C57C/CR57C/C58B/CR58B31
D
- //
DC and AC Characteristics - PIC16C54/55/56/5773
DC and AC Characteristics - PIC16C54A
C55A/C56A/CR56A/C57C/CR57C/C58B/CR58B
DC Characteristics
PIC16C54/55/56/57
PIC16C54A94
PIC16CR54A82
Development Support55
Device Varieties7
Digit Carry bit9
E7. 1 42 9 " 8 1 " 8 8 9 9 9 9 " 8 1
F/C/T/T/C/T/C/T/T/T/T/T/T/C
Electrical Characteristics PIC16C54/55/56/5761
PIC16C54A
PIC16C54C/CR54C/C55A/C56A/CR56A/
C57C/CR57C/C58B/CR58B115
PIC16CR54A81
Errata
External Power-on Reset Circuit 37

Family of Devices PIC16C5X		6
FSR Register		36
н		
High-Performance RISC CPU		1
ı a		
I/O Interfacing		25
I/O Ports		25
I/O Programming Considerations		
ID Locations	31,	42
INDF		
INDF Register Indirect Data Addressing		
Instruction Cycle		
Instruction Flow/Pipelining		
Instruction Set Summary		
K		
KeeLoq® Evaluation and Programming Tools		58
L //		
Loading of PC	21,	22
M		
MCLR		36
Memory Map		
PIC16C54/CR54/C55		
PIC16C56/CR56		
PIC16C57/CR57/C58/CR58		
Memory Organization		
Program Memory		
MPLAB Integrated Development Environment Software		
0		
One-Time-Programmable (OTP) Devices		-
OPTION		
OPTION Register		
OSC selection		
Oscillator Configurations		33
Oscillator Types HS		
нъ LP		
RC		
XT		

F

r	
Package Marking Information	146
Packaging Information	137
PC	21
PCL	
Peripheral Features	
PIC16C54/55/56/57 Product Identification System	
PIC16C5X Product Identification System	155
PICDEM-1 Low-Cost PICmicro Demo Board	57
PICDEM-2 Low-Cost PIC16CXX Demo Board	
PICDEM-3 Low-Cost PIC16CXXX Demo Board	
PICSTART® Plus Entry Level Development System	
Pin Configurations	2
Pinout Description - PIC16C54s,	
PIC16CR54, PIC16C56, PIC16CR56,	
PIC16C58, PIC16CR58	11
Dinaut Description DIC16CEE DIC16CE7	
PIC16CR57	12
POR	
Device Reset Timer (DRT)31	, 39
PD35	
Power-on Reset (POR)31, 36	, 37
TO35	
PORTA	
PORTB	, 36
PORTC	
Power-down Mode (SLEEP)	
Prescaler	30
PRO MATE® II Universal Programmer	57
Program Counter	
Q	
Q cycles	13
Quick-Turnaround-Production (QTP) Devices	7
R	
RC Oscillator	34
Read Only Memory (ROM) Devices	7
Read-Modify-Write	
Register File Map	
PIC16C54, PIC16CR54, PIC16C55,	
PIC16C56, PIC16CR56	16
PIC16C57/CR57	17
PIC16C58/CR58	17
Registers	
Special Function	18
RESET	35
Reset	31
DECET on Brown out	11

:	5	
	Serialized Quick-Turnaround-Production (SQTP) Devices	7
	SLEEP	
	Software Simulator (MPLAB-SIM)	
	Special Features of the CPU	
	Special Function Registers	
	Stack	
	STATUS	
	STATUS Register	
٦	-	
ı	Fimer0	00
	Switching Prescaler Assignment	
	Timer0 (TMR0) Module TMR0 with External Clock	
т	Fiming Diagrams and Specifications 68, 8	
	Finning Diagrams and Specifications	0, 99, 122
	Load Conditions67, 8	7 98 121
	TMR0	
	TRIS	
	FRIS Registers	
-	J // //	
ι	JV Erasable Devices	7
١	N	
٧	N Register	36
	Vake-up from SLEEP	
	Vatchdog Timer (WDT)	
	Period	7
	Programming Considerations	39
٧	WWW, On-Line Support	4
Z	Z	
Z	Zero bit	9

a S.A. de C.V.

www.agelectronica.com

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-786-7302 for the rest of the world.

991103

Trademarks: The Microchip name, logo, PIC, PICmicro, PICSTART, PICMASTER, PRO MATE and MPLAB are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM and *fuzzy*LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.



READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

RE:	Reader Response Total Pages Sent
	Company
	cation (optional): d you like a reply?YN
	ce: PIC16C5X Literature Number: DS30453C
	ations:
1. V	Vhat are the best features of this document?
2. H	How does this document meet your hardware and software development needs?
3. D	Oo you find the organization of this data sheet easy to follow? If not, why?
4. V	Vhat additions to the data sheet do you think would enhance the structure and subject?
5. V	What deletions from the data sheet could be made without affecting the overall usefulness?
6. Is	s there any incorrect or misleading information (what and where)?
7. H	How would you improve this document?
8. H	How would you improve our software, systems, and silicon products?
_	

DS30453C-page 154 **Preliminary** © 1998 Microchip Technology Inc.

PIC16C5X PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X	/XX	xxx		Exa	mples:
Device	Temperature Range	Package	Pattern		a)	PIC16C54A -04/P 301 = Commercial temp., PDIP package, 4MHz, normal VDD
Device	PIC16L PIC16C PIC16L	C5X ⁽²⁾ , PIC16 C5X ⁽²⁾ , PIC1 CR5X ⁽²⁾ , PIC1 CR5X ⁽²⁾ , PIC1 V5X ⁽²⁾ , PIC1	6LC5XT ⁽³⁾ 6CR5XT ⁽³⁾ 16LCR5XT ⁽³⁾		b)	limitis, QTP pattern #301. PIC16LC58A - 04I/SO = Industrial temp., SOIC package, 4MHz, Extended VDD limits. PIC16CR54A - 10I/P355 = ROM program memory, Industrial temp., PDIP package,
Temperatur Range	e b ⁽¹⁾ I E	= 0°C to = -40°C to = -40°C to	+85°C (Industrial)			10MHz, normal VDD limits.
Package	JW P SO SP SS	,	ıll Wing, 300 mil body) DIP (28-pin, 300 mil body)		Not	e 1: b = blank 2: C = Standard VDD range LC = Extended VDD range CR = ROM Version, Standard VDD range LCR = ROM Version, Extended VDD
Pattern	3-digit I	Pattern Code	for QTP, ROM (blank othe	erwise)		range LV = Low Voltage VDD range 3: T = in tape and reel - SOIC, SSOP packages only. 4: UV erasable devices are tested to all available voltage/frequency options. Erased devices are oscillator type 04. The user can select 04, 10 or 20 oscillators by programming the appropriate configuration bits.

PIC16C54/55/56/57 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information (e.g., on pricing or delivery) refer to the factory or the listed sales office.

PART NO.	<u>-XX</u>	<u>x</u>	<u>/XX</u>	XXX	
Device (Oscillator Type	Temperature Range	Package	Pattern	E
Device	PIC16C PIC16C	54, PIC16C54T 55, PIC16C55T 56, PIC16C56T 57, PIC16C57T	(2) (2)		b
Oscillator Type	LP XT HS 10	= Resistor Capa = Low Power C = Standard Cry = High Speed C = 10 MHz Cryst = No type for J\	rystal stal/Resonato Crystal tal	or	d
Temperature Range	- L //	= 0° C to +7 = -40°C to +8 = -40°C to +12	5°C (Industria	al)	N
Package	P S SO SP	= Windowed CE = PDIP = Die in Waffle = SOIC (Gull W = Skinny PDIP = SSOP (209 m	Pack /ing, 300 mil b (28 pin, 300 n		
Pattern	3-digit P	attern Code for	QTP (blank o	therwise)	4

xamples:

- a) PIC16C54 XT/PXXX = "XT" oscillator, commercial temp., PDIP, QTP pattern.
- b) PIC16C55 XTI/SO = "XT" oscillator, industrial temp., SOIC (OTP device)
- PIC16C55 /JW = Commercial temp.
 CERDIP with window.
- d) PIC16C57 RC/S = "RC" oscillator, commercial temp., dice in waffle pack.

Note 1: b = blank

- 2: T = in tape and reel SOIC, SSOP packages only.
- 3: UV erasable devices are tested to all available voltage/frequency options. Erased devices are oscillator type RC. The user can select RC, LP, XT or HS oscillators by programming the appropriate configuration bits.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 786-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

Preliminary

DS30453C-page 156

NOTES:





WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-786-7200 Fax: 480-786-7277 Technical Support: 480-786-7627
Web Address: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 2 LAN Drive, Suite 120 Westford, MA 01886 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Microchip Technology Inc. Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

China - Beijing

Microchip Technology, Beijing Unit 915, 6 Chaoyangmen Bei Dajie Dong Erhuan Road, Dongcheng District New China Hong Kong Manhattan Building Beijing, 100027, P.R.C. Tel: 86-10-85282100 Fax: 86-10-85282104

China - Shanghai

Microchip Technology Unit B701, Far East International Plaza, No. 317, Xianxia Road

Shanghai, 200051, P.R.C. Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

Hong Kong

Microchip Asia Pacific Unit 2101, Tower 2 Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

India

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore, 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

ASIA/PACIFIC (continued)

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5858 Fax: 44-118 921-5835



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

All rights reserved. © 2000 Microchip Technology Incorporated. Printed in the USA. 7/00 🙀 Printed on recycled paper.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, except as maybe explicitly expressed herein, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.