

FLASH-Based 8-Bit CMOS Microcontrollers

Devices included in this data sheet:

PIC16F627

PIC16F628

Referred to collectively as PIC16F62X.

High Performance RISC CPU:

- Only 35 instructions to learn
- All single-cycle instructions (200 ns), except for program branches which are two-cycle
- Operating speed:
 - DC 20 MHz clock input
- DC 200 ns instruction cycle

	Memory							
Device	FLASH Program	RAM Data	EEPROM Data					
PIC16F627	1024 x 14	224 x 8	128 x 8					
PIC16F628	2048 x 14	224 x 8	128 x 8					

- Interrupt capability
- 16 special function hardware registers
- 8-level deep hardware stack
- Direct, Indirect and Relative addressing modes

Peripheral Features:

- 15 I/O pins with individual direction control
- High current sink/source for direct LED drive
- Analog comparator module with:
 - Two analog comparators
 - Programmable on-chip voltage reference (VREF) module
 - Programmable input multiplexing from device inputs and internal voltage reference
 - Comparator outputs are externally accessible
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler
- Timer1: 16-bit timer/counter with external crystal/ clock capability
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM (CCP) module
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- Universal Synchronous/Asynchronous Receiver/ Transmitter USART/SCI
- 16 Bytes of common RAM

Special Microcontroller Features:

- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Detect (BOD)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Multiplexed MCLR-pin
- Programmable weak pull-ups on PORTB
- · Programmable code protection
- Low voltage programming
- Power saving SLEEP mode
- Selectable oscillator options
- FLASH configuration bits for oscillator options
- ER (External Resistor) oscillator
 - Reduced part count
- Dual speed INTRC
- Lower current consumption
- EC External Clock input
- XT oscillator mode
- HS oscillator mode
- LP oscillator mode
- Serial in-circuit programming (via two pins)
- Four user programmable ID locations


CMOS Technology:

- Low-power, high-speed CMOS FLASH technology
- Fully static design
- Wide operating voltage range
 - PIC16F627 3.0V to 5.5V
 - PIC16F628 3.0V to 5.5V
 - PIC16LF627 2.0V to 5.5V
 - PIC16LF628 2.0V to 5.5V
- Commercial, industrial and extended temperature range
- Low power consumption
 - < 2.0 mA @ 5.0V, 4.0 MHz
 - 15 μA typical @ 3.0V, 32 kHz
 - < 1.0 μA typical standby current @ 3.0V

www.agelectronica.com

© 1999 Microchip Technology Inc. Preliminary DS40300B-page 1

Pin Diagrams



Device Differences

Device	Voltage Range	Oscillator	Process Technology (Microns)
PIC16F627	3.0 - 5.5	See Note 1	0.7
PIC16F628	3.0 - 5.5	See Note 1	0.7
PIC16LF627	2.0 - 5.5	See Note 1	0.7
PIC16LF628	2.0 - 5.5	See Note 1	0.7

Note 1: If you change from this device to another device, please verify oscillator characteristics in your application.

www.agelectronica.com

Table of Contents

1.0	General Description	5
2.0	PIC16F62X Device Varieties	7
3.0	Architectural Overview	
4.0	Memory Organization	13
5.0	I/O Ports	
6.6	Timer0 Module	45
7.0	Timer1 Module	50
3.0	Timer2 Module	
9.0	Comparator Module	57
10.0	Capture/Compare/PWM (CCP) Module	63
11.0	Voltage Reference Module	
12.0	Universal Synchronous Asynchronous Receiver Transmitter (USART)	71
13.0	Data EEPROM Memory	91
14.0	Special Features of the CPU	95
15.0	Instruction Set Summary	113
16.0	Development Support	125
17.0	Electrical Specifications	131
18.0	Device Characterization Information	145
19.0	Packaging Information	147
ndex		151
On-Li	ne Support	155
Read	er Response	156
PIC16	6F62X Product Identification System	157

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

NOTES:



1.0 GENERAL DESCRIPTION

The PIC16F62X are 18-Pin FLASH-based members of the versatile PIC16CXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PICmicro® microcontrollers employ an advanced RISC architecture. The PIC16F62X have enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two-stage instruction pipeline allows all instructions to execute in a single-cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16F62X microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

PIC16F62X devices have special features to reduce external components, thus reducing system cost, enhancing system reliability and reducing power consumption. There are eight oscillator configurations, of which the single pin ER oscillator provides a low-cost solution. The LP oscillator minimizes power consumption, XT is a standard crystal, INTRC is a self-contained internal oscillator and the HS is for High Speed crystals. The SLEEP (power-down) mode offers power savings. The user can wake up the chip from SLEEP through several external and internal interrupts and reset

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lock-up.

Table 1-1 shows the features of the PIC16F62X mid-range microcontroller families.

A simplified block diagram of the PIC16F62X is shown in Figure 3-1.

The PIC16F62X series fits in applications ranging from battery chargers to low-power remote sensors. The FLASH technology makes customization of application programs (detection levels, pulse generation, timers, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series ideal for all applications with space limitations. Low-cost, low-power, high-performance, ease of use and I/O flexibility make the PIC16F62X very versatile.

1.1 <u>Development Support</u>

The PIC16F62X family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer and a full-featured programmer. A Third Party "C" compiler support tool is also available.





TABLE 1-1: PIC16F62X FAMILY OF DEVICES

16LF628
MR1, TMR2
IP, SOP

All PICmicro[®] Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16F62X Family devices use serial programming with clock pin RB6 and data pin RB7.



Electrónica S.A. de C.V.

www.agelectronica.com

2.0 PIC16F62X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements the proper device option can be selected using the information in the PIC16F62X Product Identification System section at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

2.1 Flash Devices

These devices are offered in the lower cost plastic package, even though the device can be erased and reprogrammed. This allows the same device to be used for prototype development and pilot programs as well as production.

A further advantage of the electrically-erasable Flash version is that it can be erased and reprogrammed in-circuit, or by device programmers, such as Microchip's PICSTART® Plus or PRO MATE® II programmers.

2.2 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are standard FLASH devices but with all program locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.3 <u>Serialized</u> Quick-Turnaround-Production (SQTPSM) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.



S.A. de C.V.

NOTES:



3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16F62X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16F62X uses a Harvard architecture, in which, program and data are accessed from separate memories using separate busses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single-cycle (200 ns @ 20 MHz) except for program branches.

The Table below lists program memory (Flash, Data and EEPROM).

	Memory								
Device	FLASH Program	RAM Data	EEPROM Data						
PIC16F627	1024 x 14	224 x 8	128 x 8						
PIC16F628	2048 x 14	224 x 8	128 x 8						
PIC16LF627	1024 x 14	224 x 8	128 x 8						
PIC16LF628	2048 x 14	224 x 8	128 x 8						

The PIC16F62X can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16F62X have an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16F62X—simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16F62X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bit wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the <u>STATUS</u> register. The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, bit in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with a description of the device pins in Table 3-1.

Two types of data memory are provided on the PIC16F62X devices. Non-volatile EEPROM data memory is provided for long term storage of data such as calibration values, look up table data, and any other data which may require periodic updating in the field. This data is not lost when power is removed. The other data memory provided is regular RAM data memory. Regular RAM data memory is provided for temporary storage of data during normal operation. It is lost when power is removed.



FIGURE 3-1: BLOCK DIAGRAM




TABLE 3-1: PIC16F62X PINOUT DESCRIPTION

Name	DIP/ SOIC Pin #	SSOP Pin#	I/O/P Type	Buffer Type	Description
RA0/AN0	17	19	I/O	ST	Bi-directional I/O port/Analog comparator input
RA1/AN1	18	20	I/O	ST	Bi-directional I/O port/Analog comparator input
RA2/AN2/VREF	1	1	I/O	ST	Bi-directional I/O port/Analog comparator input/VREF out-
RA3/AN3/CMP1	2	2	1/0	ST	put Bi-directional I/O port/Analog comparator input/comparator output
RA4/T0CKI/CMP2	3	3	I/O	ST	Bi-directional I/O port/Can be configured as T0CKI/comparator output
RA5/MCLR/THV	4	4		ST	Input port/master clear (reset input/programming voltage input. When configured as MCLR, this pin is an active low reset to the device. Voltage on MCLR/THV must not exceed VDD during normal device operation.
RA6/OSC2/CLKOUT	15	17	I/O	ST	Bi-directional I/O port/Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In ER mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
RA7/OSC1/CLKIN	16	18	I/O	ST	Bi-directional I/O port/Oscillator crystal input/external clock source input. ER biasing pin.
RB0/INT	6	7	I/O	TTL/ST ⁽¹⁾	Bi-directional I/O port/external interrupt. Can be software programmed for internal weak pull-up.
RB1/RX/DT	7	8	I/O	TTL/ST ⁽³⁾	Bi-directional I/O port/ USART receive pin/synchronous data I/O. Can be software programmed for internal weak pull-up.
RB2/TX/CK	8	9	I/O	TTL/ST ⁽³⁾	Bi-directional I/O port/ USART transmit pin/synchronous clock I/O. Can be software programmed for internal weak pull-up.
RB3/CCP1	9	10	I/O	TTL/ST ⁽⁴⁾	Bi-directional I/O port/Capture/Compare/PWM I/O. Can be software programmed for internal weak pull-up.
RB4/PGM	10	11	I/O	TTL/ST ⁽⁵⁾	Bi-directional I/O port/Low voltage programming input pin. Wake-up from SLEEP on pin change. Can be software programmed for internal weak pull-up. When low voltage programming is enabled, the interrupt on pin change and weak pull-up resistor are disabled.
RB5 LCCLI	11	12	1/0	Ct l	Bi-directional I/O port/Wake-up from SLEEP on pin change. Can be software programmed for internal weak pull-up.
RB6/T1OSO/T1CKI	12	13	I/O	TTL/ST ⁽²⁾	Bi-directional I/O port/Timer1 oscillator output/Timer1 clock input. Wake up from SLEEP on pin change. Can be software programmed for internal weak pull-up.
RB7/T1OSI	13	14	I/O	TTL/ST ⁽²⁾	Bi-directional I/O port/Timer1 oscillator input. Wake up from SLEEP on pin change. Can be software programmed for internal weak pull-up.
Vss	5	5,6	Р	_	Ground reference for logic and I/O pins.
VDD	14	15,16	Р	_	Positive supply for logic and I/O pins.

Legend: O = output

I/O = input/output

P = power

— = Not used

I = Input

ST = Schmitt Trigger input

TTL = TTL input I/OD =input/open drain output

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

Note 2: This buffer is a Schmitt Trigger input when used in serial programming mode.

Note 3: This buffer is a Schmitt Trigger I/O when used in USART/Synchronous mode.

Note 4: This buffer is a Schmitt Trigger I/O when used in CCP mode.

Note 5: This buffer is a Schmitt Trigger input when used in low voltage program mode.

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN/RA7 pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.


3.2 <u>Instruction Flow/Pipelining</u>

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE



EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION

4.1 Program Memory Organization

The PIC16F62X has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h - 03FFh) for the PIC16F627 and 2K x 14 (0000h - 07FFh) for the PIC16F628 are physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 1K x 14 space (PIC16F627) or 2K x 14 space (PIC16F628). The reset vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1 and Figure 4-2).

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16F627





FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR THE PIC16F628



4.2 <u>Data Memory Organization</u>

The data memory (Figure 4-3) is partitioned into four Banks which contain the general purpose registers and the special function registers. The Special Function Registers are located in the first 32 locations of each Bank. Register locations 20-7Fh, A0h-FFh, 120h-14Fh, 170h-17Fh and 1F0h-1FFh are general purpose registers implemented as static RAM.

The Table below lists how to access the four banks of registers:

	RP1	RP0
Bank0	0	0
Bank1	0	1
Bank2	1	0
Bank3	1	1

Addresses F0h-FFh, 170h-17Fh and 1F0h-1FFh are implemented as common RAM and mapped back to addresses 70h-7Fh.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 224 x 8 in the PIC16F62X. Each is accessed either directly or indirectly through the File Select Register FSR (Section 4.4).

FIGURE 4-3: DATA MEMORY MAP OF THE PIC16F627 AND PIC16F628

]]		7
Indirect addr.(Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION	81h	TMR0	101h	OPTION	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h 06h	TRISA	85h	DODTD	105h 106h	TRISB	185h
PORTB	07h	TRISB	86h	PORTB	100h	INISD	186h
	07H 08h		87h		107h		187h
	09h		88h		100h		188h 189h
PCLATH	0Ah	PCLATH	89h 8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	OBh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	iii ii	10Ch	INTOON	18Ch
1 11(1	0Dh	TIE!	8Dh		10Dh		18Dh
TMR1L	0Eh	PCON	8Eh		10Eh		18Eh
TMR1H	0Fh	1 0014	8Fh		10Fh		18Fh
T1CON	10h		90h				
TMR2	11h		91h				
T2CON	12h	PR2	92h				
	13h		93h				
	14h		94h				
CCPR1L	15h		95h				
CCPR1H	16h		96h				
CCP1CON	17h		97h				
RCSTA	18h	TXSTA	98h				
TXREG	19h	SPBRG	99h				
RCREG	1Ah	EEDATA	9Ah				
	1Bh	EEADR	9Bh				
	1Ch	EECON1	9Ch		,		
	1Dh	EECON2*	9Dh				
1	1Eh		9Eh		- 71		
CMCON	/ 1Fb \	VRCON	9Fh		11Fh		
	20h	General Purpose	A0h	General Purpose	120h		
		Register		Register			
General		80 Bytes		48 Bytes	14Fh		
Purpose					150h		
Register							
96 Bytes			EFh		16Fh		1EFh 1F0h
		accesses	F0h	accesses	170h	accesses	11-011
		70h-7Fh		70h-7Fh		70h - 7Fh	
	7Fh	David 4	FFh	Don't 0	17Fh	Pont 2	☐ 1FFh
Bank 0		Bank 1		Bank 2		Bank 3	

4.2.2 SPECIAL FUNCTION REGISTERS

The special function registers are registers used by the CPU and Peripheral functions for controlling the desired operation of the device (Table 4-1). These registers are static RAM.

The special registers can be classified into two sets (core and peripheral). The special function registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

TABLE 4-1: SPECIAL REGISTERS SUMMARY BANKO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other Resets ⁽¹⁾
Bank 0			//								
00h	INDF	Addressir	ng this location	n uses conte	nts of FSR to	address dat	a memory (n	ot a physica	l register)	xxxx xxxx	xxxx xxxx
01h	TMR0	Timer0 M	odule's Regis	ter				-//		xxxx xxxx	uuuu uuuu
02h	PCL	Program	Counter's (PC	C) Least Signi	ificant Byte			_//		0000 0000	0000 0000
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR	Indirect d	ata memory a	ddress point	er					xxxx xxxx	uuuu uuuu
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx 0000	xxxx 0000
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
07h	Unimplemented									_	_
08h	Unimplemented									_	_
09h	Unimplemented									_	_
0Ah	PCLATH	-	_	_	Write buffer	for upper 5 l	bits of progra	m counter	/	0 0000	0 0000
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF //	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
0Dh	Unimplemented									_	_
0Eh	TMR1L	Holding re	egister for the	least signific	ant byte of th	e 16-bit TMF	R1			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding re	egister for the	most signific	ant byte of th	ne 16-bit TMF	R1			xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	TMR2 mo	odule's registe	er						0000 0000	0000 0000
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-uuu uuuu
13h	Unimplemented									_	_
14h	Unimplemented									_	_
15h	CCPR1L	Capture/0	Compare/PWI	M register (LS	SB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/0	Compare/PWI	M register (M	SB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART T	ransmit data	register		<u> </u>				0000 0000	0000 0000
1Ah	RCREG	USART F	Receive data r	egister				d a		0000 0000	0000 0000
1Bh	Unimplemented									_	_
1Ch	Unimplemented									_	_
1Dh	Unimplemented									_	_
1Eh	Unimplemented									_	_
1Fh	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

TABLE 4-2: SPECIAL FUNCTION REGISTERS SUMMARY BANK1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other resets ⁽¹⁾
Bank 1											
80h	INDF	Addressin ister)	g this location	n uses cont	ents of FSF	R to address	s data mem	ory (not a pl	hysical reg-	xxxx xxxx	xxxx xxxx
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL	Program (Counter's (PC) Least Sig	nificant Byt	е				0000 0000	0000 0000
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h	FSR	Indirect da	ata memory a	ddress poir	nter		•	•		xxxx xxxx	uuuu uuuu
85h	TRISA	TRISA7	TRISA6	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11-1 1111	11-1 1111
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
87h	Unimplemented							•		_	_
88h	Unimplemented									_	_
89h	Unimplemented									_	_
8Ah	PCLATH	_	_	_	Write buff	er for uppe	r 5 bits of pr	ogram coun	ter	0 0000	0 0000
8Bh	INTCON	GIE //	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
8Dh	Unimplemented									_	_
8Eh	PCON	_	_	_	_	OSCF	_	POR	BOD	1-0x	1-uq
8Fh	Unimplemented		•			•					
90h	Unimplemented									_	_
91h	Unimplemented									_	_
92h	PR2	Timer2 Pe	eriod Register				7//		- //	11111111	11111111
93h	Unimplemented									_	_
94h	Unimplemented									_	_
95h	Unimplemented									_	_
96h	Unimplemented									_	_
97h	Unimplemented									_	_
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	e Generator F	Register						0000 0000	0000 0000
9Ah	EEDATA	EEPROM	data register							xxxx xxxx	uuuu uuuu
9Bh	EEADR	_	EEPROM a	ddress regi	ster	1				xxxx xxxx	uuuu uuuu
9Ch	EECON1	_	_	_	_	WRERR	WREN	WR	RD	x000	q000
9Dh	EECON2	EEPROM	control regis	ter 2 (not a	physical re	gister)					
9Eh	Unimplemented									_	_
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000

Legend: : — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

TABLE 4-3: SPECIAL FUNCTION REGISTERS SUMMARY BANK2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other resets ⁽¹⁾
Bank 1											
100h	INDF	Addressin ister)	g this location	n uses cont	ents of FSF	R to addres	s data mem	ory (not a pl	hysical reg-	xxxx xxxx	xxxx xxxx
101h	TMR0	RBPU	INTEDG	T0CS	_T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
102h	PCL	Program (Counter's (PC) Least Sig	nificant Byt	е				0000 0000	0000 0000
103h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
104h	FSR	Indirect da	ata memory a	ddress poir	nter		· I	1	7/	xxxx xxxx	uuuu uuuu
105h	Unimplemented			·						_	_
106h	PORTB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
107h	Unimplemented						•			_	_
108h	Unimplemented									_	_
109h	Unimplemented									_	_
10Ah	PCLATH	_	_	_	Write buff	er for uppe	r 5 bits of pi	ogram cour	nter	0 0000	0 0000
10Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
10Ch										_	_
10Dh	Unimplemented									_	_
10Eh	•									_	_
10Fh	Unimplemented										
110h	Unimplemented									_	_
111h	Unimplemented									_	_
112h	·										
113h	Unimplemented									_	_
114h	Unimplemented									_	_
115h	Unimplemented									_	_
116h	Unimplemented									_	_
117h	Unimplemented									_	_
118h										_	_
119h										_	_
11Ah										_	_
11Bh										_	_
11Ch										_	_
11Dh										_	_
11Eh	Unimplemented									_	_
11Fh										_	_

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

TABLE 4-4: SPECIAL FUNCTION REGISTERS SUMMARY BANK3

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other resets ⁽¹⁾
Bank 1											
180h	INDF	Addressir ister)	ng this location	n uses cont	ents of FSF	R to address	s data mem	ory (not a pl	nysical reg-	xxxx xxxx	xxxx xxxx
181h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
182h	PCL	Program	Counter's (PC	C) Least Sig	nificant Byt	е				0000 0000	0000 0000
183h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
184h	FSR	Indirect da	ata memory a	address poir	nter			·		xxxx xxxx	uuuu uuuu
185h	Unimplemented		-							_	_
186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
187h	Unimplemented									_	_
188h	Unimplemented									_	_
189h	Unimplemented									_	_
18Ah	PCLATH	_	_	_	Write buff	er for uppe	r 5 bits of pr	ogram coun	ter	0 0000	0 0000
18Bh	INTCON	GIE //	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
18Ch											
18Dh											
18Eh											
18Fh											
190h											
191h											
192h											
193h											
194h											
195h											
196h											
197h											
198h											
199h											
19Ah											
19Bh											
19Ch											
19Dh											
19Eh											
19Fh											

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

4.2.2.1 STATUS REGISTER

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory (SRAM).

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the status register as 000uuluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect any status bit. For other instructions, not affecting any status bits, see the "Instruction Set Summary".

Note 1: The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS REGISTER (ADDRESS 03H OR 83H)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC 🦼	С
bit7						- //	bit0

R = Readable bit

de C.V.

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR reset

-x = Unknown at POR reset

bit 7: IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h - 1FFh)

0 = Bank 0, 1 (00h - FFh)

bit 6-5: RP1:RP0: Register Bank Select bits (used for direct addressing)

11 = Bank 3 (180h - 1FFh)

10 = Bank 2 (100h - 17Fh)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

bit 4: **TO**: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3: PD: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2: Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1: DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0: C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the most significant bit of the result occurred

0 = No carry-out from the most significant bit of the result occurred

Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.


© 1999 Microchip Technology Inc. Preliminary DS40300B-page 19

4.2.2.2 OPTION REGISTER

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0, and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT (PSA = 1). See Section 6.3.1

REGISTER 4-2: OPTION REGISTER (ADDRESS 81H)



4.2.2.3 INTCON REGISTER

The INTCON register is a readable and writable register which contains the various enable and flag bits for all interrupt sources except the comparator module. See Section 4.2.2.4 and Section 4.2.2.5 for a description of the comparator enable and flag bits.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

REGISTER 4-3: INTCON REGISTER (ADDRESS 0BH OR 8BH)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	R = Readable bit
bit7	1			1.12.2	1 0	1	bit0	W = Writable bit
Dit							DILO	U = Unimplemented bit, read
								as '0'
				7				-n = Value at POR reset
								-x = Unknown at POR reset
bit 7:	GIF: Glo	hal Interru	ıpt Enable	hit				
			-masked ir					
		bles all int						
bit 6:			•	abla bit				
DIL 6.			nterrupt Er -masked p		ntarrunta			
			ripheral in		illerrupis			//
			•					
bit 5:			low Interru		bit			
			MR0 interr					
			MR0 interr					
bit 4:			ternal Inte					
//			B0/INT ext					
			B0/INT ex		•			
bit 3:			ange Interi					
			B port cha	_	•			
	0 = Disal	bles the R	B port cha	inge interr	upt			
bit 2:	TOIF: TM	1R0 Overf	low Interru	pt Flag bit				
					st be clear	ed in softw	are)	
	0 = TMR	0 register	did not ov	erflow				
bit 1:	INTF: RE	30/INT Ex	ternal Inter	rupt Flag	bit			_# _ #Y #7
NH 114						st be cleare	d in softwa	are)
1766	0 = The I	RB0/INT e	external int	errupt did	not occur	70/1	la T	ARTO RIVERS
bit 0:	RBIF: RF	B Port Cha	ange Interr	upt Flag h	oit			
						ged state (r	must be cle	eared in software)
			37:RB4 pir					,
			r		9			

Note:

www.agelectronica.com

PIC16F62X

4.2.2.4 PIE1 REGISTER

This register contains interrupt enable bits.

REGISTER 4-4: PIE1 REGISTER (ADDRESS 8CH)

R/W-0	R/W-0	R/W-0	R/W-0	U	R/W-0	R/W-0	R/W-0	
EEIE	CMIE	RCIE	TXIE	-	CCP1IE	TMR2IE	TMR1IE	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit, read as '0'
								-n = Value at POR reset
bit 7:	EEIE: EE	Write Co	mplete Int	errupt E	nable Bit			
		les the EE						
	0 = Disab	oles the El	E write co	mplete i	nterrupt			
bit 6:		omparator	and the second					
		les the co cles the co						
1 =			•	•				
bit 5:		SART Recoles the US						
		oles the US						
bit 4:		SART Tran						
		les the US						
	0 = Disab	oles the US	SART tran	smit inte	errupt			
bit 3:	Unimple	mented: F	Read as '0	,		//4		
bit 2:		CCP1 Inte						
		les the CC						
///		oles the Co		•				
bit 1:					upt Enable bit			
		les the TM			n interrupt h interrupt			
bit 0:		TMR1 Ov			•			
Dit U.		les the TM						
		oles the TN			•			
	I	_44				CY	A	
	14)4		411	71	4°44		4	414) I V
	M	J. G. H.	7/1	C.C.	UU	人才和	(Re	uc Ciri

4.2.2.5 PIR1 REGISTER

This register contains interrupt flag bits.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 4-5: PIR1 REGISTER (ADDRESS 0CH)

KEGISTE	R 4-5: PIKI KI	-GISTEN	(ADDILL	33 0011)								
		_ //										
R/W-0	R/W-0 R-0	R-0	U	R/W-0	R/W-0	R/W-0						
EEIF	CMIF RCIF	TXIF	-	CCP1IF	TMR2IF	TMR1IF	R = Readable bit					
bit7			7 11			bit0	W = Writable bit U = Unimplemented bit, read					
							as '0'					
							-n = Value at POR reset					
bit 7:	EEIF: EEPROM	Write Opera	ation Inter	rupt Flag bi	t							
	1 = The write operation completed (must be cleared in software)											
	0 = The write operation has not completed or has not been started											
bit 6:	CMIF: Comparato											
	1 = Comparator in											
	0 = Comparator in	•										
bit 5:	RCIF: USART Re			bit								
	1 = The USART receive buffer is full 0 = The USART receive buffer is empty											
bit 4:	TXIF: USART Transmit Interrupt Flag bit											
Ы. 4.	1 = The USART to						/					
	0 = The USART t			,								
bit 3:	Unimplemented: Read as '0'											
bit 2:	CCP1IF: CCP1 Ir	nterrupt Fla	g bit									
	Capture Mode											
	1 = A TMR1				be cleared	in software))					
	0 = No TMR ² Compare Mode	register c	apture oc	currea	ring a	I	T 200 TT					
877.	1 = A TMR1	register co	mpare ma	atch occurre	d (must be	cleared in s	software)					
FT, FA	0 = No TMR					1 . fi	10 T.V.					
12.00	PWM Mode	AR C		CU A	7 47 1	LO U						
	Unused in th											
bit 1:	TMR2IF: TMR2 to											
	1 = TMR2 to PR2 0 = No TMR2 to F		•		ea in softwa	are)						
bit 0:	TMR1IF: TMR1 C											
DIL U.	1 = TMR1 registe				software)							
	0 = TMR1 registe											

Note:


4.2.2.6 PCON REGISTER

The PCON register contains flag bits to differentiate between a Power-on Reset, an external MCLR reset, WDT reset or a Brown-out Detect.

Note: BOD is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOD is cleared, indicating a brown-out has occurred. The BOD status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by programming BOREN bit in the Configuration word).

REGISTER 4-6: PCON REGISTER (ADDRESS 8Eh)


specified by the external resistor.



4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any reset, the PC is cleared. Figure 4-7 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-7: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note "Implementing a Table Read" (AN556).

4.3.2 STACK

The PIC16F62X family has an 8 level deep x 13-bit wide hardware stack (Figure 4-1 and Figure 4-2). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
- Note 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.



4.4 <u>Indirect Addressing, INDF and FSR</u> Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the file select register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-8.


A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 4-1.

EXAMPLE 4-1: INDIRECT ADDRESSING

movlw 0x20;initialize pointer FSR ito RAM movwf NEXT clrf INDF ;clear INDF register FSR ;inc pointer incf btfss FSR,4 ;all done? goto NEXT ;no clear next ;yes continue

CONTINUE:

FIGURE 4-8: DIRECT/INDIRECT ADDRESSING PIC16F62X



5.0 I/O PORTS

The PIC16F62X have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers

PORTA is an 8-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the TOCKI clock input. RA5 is a Schmitt Trigger input only and has no output drivers. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a hi- impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (comparator control register) register and the VRCON (voltage reference control register) register. When selected as a comparator input, these pins will read as '0's.

Note 1: On reset, the TRISA register is set to all inputs. The digital inputs are disabled and the comparator inputs are forced to ground to reduce excess current consumption.

Note 2: When RA6/OSC2/CLKOUT is configured as CLKOUT, the corresponding TRIS bit is overridden and the pin is configured as an output. The PORTA data bit reads 0, and the PORTA TRIS bit reads 0.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.

The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

EXAMPLE 5-1: INITIALIZING PORTA

CLRF PORTA ;Initialize PORTA by setting

output data latches;
MOVLW 0X07; Turn comparators off and

MOVWF CMCON ;enable pins for I/O

;functions

BCF STATUS, RP1

BSF STATUS, RP0 ; Select Bank1

MOVLW 0x1F ; Value used to initialize

;data direction

MOVWF TRISA ;Set RA<4:0> as inputs

;TRISA<7:5> are always

;read as '0'.

Electrónica S

FIGURE 5-1: BLOCK DIAGRAM OF RA0/AN0:RA1/AN1 PINS

Data Bus WR P<u>ORTA</u> CK√ Q Data Latch N **TRISA** CK√ Q TRIS Latch Vss Analog Input Mode Schmitt Trigger Input Buffer RD TRISA D ${\sf EN}$ RD PORTA To Comparator

FIGURE 5-2: BLOCK DIAGRAM OF RA2/VREF PIN




FIGURE 5-3: BLOCK DIAGRAM OF THE RA3/AN3 PIN




FIGURE 5-4: BLOCK DIAGRAM OF RA4/T0CKI PIN




FIGURE 5-5: BLOCK DIAGRAM OF THE RA5/MCLR/THV PIN




FIGURE 5-6: **BLOCK DIAGRAM OF RA6/OSC2/CLKOUT PIN** (Fosc=101,111) From OSC1 CLKOUT (FOSC/4) Oscillator Circuit RA6/OSC2/CLKOUT Pin Dat<u>a</u> D VDD Bus CK√ Q WR **PORTA** Data Latch WR Ν TRISA TRIS Latch Vss (Fosc=100, 101, 110, 111) **RD TRISA** (Fosc=110, 100) Schmitt Trigger Input Buffer Q D EN < **RD PORTA**

Electrónica S.A. de C.V.

CLKOUT is 1/4 of the Fosc frequency.

FIGURE 5-7: BLOCK DIAGRAM OF RA7/OSC1/CLKIN PIN




TABLE 5-1: PORTA FUNCTIONS

Name	Bit #	Buffer Type	Function
RA0/AN0	bit0	ST	Bi-directional I/O port/comparator input
RA1/AN1	bit1	ST	Bi-directional I/O port/comparator input
RA2/AN2/VREF	bit2	ST	Bi-directional I/O port/analog/comparator input or VREF output
RA3/AN3	bit3	ST	Bi-directional I/O port/analog/comparator input/comparator output
RA4/T0CKI	bit4	ST	Bi-directional I/O port/external clock input for TMR0 or comparator output. Output is open drain type.
RA5/MCLR/THV	bit5	ST	Input port/master clear (reset input/programming voltage input. When configured as MCLR, this pin is an active low reset to the device. Voltage on MCLR/THV must not exceed VDD during normal device operation.
RA6/OSC2/CLK- OUT	bit6	ST	Bi-directional I/O port/Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In ER mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
RA7/OSC1/CLKIN	bit7	ST	Bi-directional I/O port/oscillator crystal input/external clock source input.

Legend: ST = Schmitt Trigger input

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other Resets
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx 0000	xxxu 0000
85h	TRISA	TRISA7	TRISA6	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11-1 1111	11-1 1111
1Fh	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
9Fh	VRÇON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000

Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown

Note: Shaded bits are not used by PORTA.

5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a high impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

PORTB is multiplexed with the interrupt, USART, CCP module and the TMR1 clock input/output. The standard port functions and the alternate port functions are shown in Table 5-3.

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up (\approx 200 μ A typical). A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression. (See AN552 in the Microchip *Embedded Control Handbook.*)

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 5-8: BLOCK DIAGRAM OF RB0/INT PIN




FIGURE 5-9: BLOCK DIAGRAM OF RB1/TX/DT PIN




FIGURE 5-10: BLOCK DIAGRAM OF RB2/TX/CK PIN





FIGURE 5-11: BLOCK DIAGRAM OF THE RB3/CCP1 PIN



Electrónica S.A. de C.V.

FIGURE 5-12: BLOCK DIAGRAM OF RB4/PGM PIN




FIGURE 5-13: BLOCK DIAGRAM OF RB5 PIN




FIGURE 5-14: BLOCK DIAGRAM OF RB6/T10S0/T1CKI PIN RBPU 🗜 weak pull-up Data Bus D Q WR PORTB Data Latch RB6/ D Q T1OSO/ T1CKI pin Vss WR TRISB ск₹∟а TRIS Latch RD TRISB T10SCEN input buffer RD PORTB TMR1 Clock Schmitt From RB7 Trigger TMR1 oscillator Serial programming clock Q D Electrónicserale EN< From other D RB<7:4> pins RD Port EN ⁴

FIGURE 5-15: BLOCK DIAGRAM OF THE RB7/T10SI PIN




TABLE 5-3: PORTB FUNCTIONS

Name	Bit #	Buffer Type	Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Bi-directional I/O port/external interrupt. Can be software programmed for internal weak pull-up.
RB1/RX/DT	bit1	TTL/ST ⁽³⁾	Bi-directional I/O port/ USART receive pin/synchronous data I/O. Can be software programmed for internal weak pull-up.
RB2/TX/CK	bit2	TTL/ST ⁽³⁾	Bi-directional I/O port/ USART transmit pin/synchronous clock I/O. Can be software programmed for internal weak pull-up.
RB3/CCP1	bit3	TTL/ST ⁽⁴⁾	Bi-directional I/O port/Capture/Compare/PWM I/O. Can be software programmed for internal weak pull-up.
RB4/PGM	bit4	TTL/ST ⁽⁵⁾	Bi-directional I/O port/Low voltage programming input pin. Wake-up from SLEEP on pin change. Can be software programmed for internal weak pull-up. When low voltage programming is enabled, the interrupt on pin change and weak pull-up resistor are disabled.
RB5	bit5	TTL	Bi-directional I/O port/Wake-up from SLEEP on pin change. Can be software programmed for internal weak pull-up.
RB6/T1OSO/T1CKI	bit6	TTL/ST ⁽²⁾	Bi-directional I/O port/Timer1 oscillator output/Timer1 clock input. Wake up from SLEEP on pin change. Can be software programmed for internal weak pull-up.
RB7/T1OSI	bit7	TTL/ST ⁽²⁾	Bi-directional I/O port/Timer1 oscillator input. Wake up from SLEEP on pin change. Can be software programmed for internal weak pull-up.

Legend: ST = Schmitt Trigger, TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

Note 2: This buffer is a Schmitt Trigger input when used in serial programming mode.

Note 3: This buffer is a Schmitt Trigger I/O when used in USART/synchronous mode.

Note 4: This buffer is a Schmitt Trigger I/O when used in CCP mode.

Note 5: This buffer is a Schmitt Trigger input when used in low voltage program mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other Resets
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRIŞB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	11/1 1111

Legend: u = unchanged, x = unknown

Note: Shaded bits are not used by PORTB.

5.3 **I/O Programming Considerations**

5.3.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading a port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read modify write instructions (ex. BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-2 shows the effect of two sequential read-modify-write instructions (ex., \mathtt{BCF} , \mathtt{BSF} , etc.) on an I/O port

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.


EXAMPLE 5-2: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

```
; Initial PORT settings: PORTB<7:4> Inputs
                          PORTB<3:0> Outputs
; PORTB<7:6> have external pull-up and are not
; connected to other circuitry
                           PORT latch PORT pins
    BDF STATUS, RPO
    BCF PORTB, 7
                         ; 01pp pppp
                                      11pp pppp
    BCF PORTB, 6
                         ; 10pp pppp
                                      11pp pppp
    BSF STATUS, RP0
    BCF TRISB, 7
                          ; 10pp pppp
                                      11pp pppp
                                      10pp pppp
    BCF TRISB, 6
                         ; 10pp pppp
; Note that the user may have expected the pin
; values to be 00pp pppp. The 2nd BCF caused
; RB7 to be latched as the pin value (High).
```

5.3.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-16). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-16: SUCCESSIVE I/O OPERATION S.A. (Le C.V.



6.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- · Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- · Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In timer mode, the TMR0 will increment every instruction cycle (without prescaler). If Timer0 is written, the increment is inhibited for the following two cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to TMR0.

Counter mode is selected by setting the T0CS bit. In this mode Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.2.

The prescaler is shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale value of 1:2, 1:4, ..., 1:256 are selectable. Section 6.3 details the operation of the prescaler.

6.1 TIMERO Interrupt

Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The Timer0 interrupt cannot wake the processor from SLEEP since the timer is shut off during SLEEP. See Figure 6-4 for Timer0 interrupt timing.






FIGURE 6-2: TIMER0 (TMR0) TIMING: INTERNAL CLOCK/NO PRESCALER




FIGURE 6-3: TIMERO TIMING: INTERNAL CLOCK/PRESCALE 1:2





FIGURE 6-4: TIMERO INTERRUPT TIMING



Note 1: T0IF interrupt flag is sampled here (every Q1).

2: Interrupt latency = 3Tcy, where Tcy = instruction cycle time.

3: CLKOUT is available only in ER and INTRC (with clockout) oscillator modes.

www.agelectronica.com

6.2 <u>Using Timer0 with External Clock</u>

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of ToCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for ToCKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T0CKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.2.2 TIMERO INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the TMR0 is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.





- Note 1: Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc. (Duration of Q = Tosc). Therefore, the error in measuring the interval between two edges on Timer0 input = ±4Tosc max.
 - 2: External clock if no prescaler selected, Prescaler output otherwise.
 - 3: The arrows indicate the points in time where sampling occurs.


6.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 6-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusive between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x...etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

FIGURE 6-6: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



6.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to WDT.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)

STATUS, RPO ; Skip if already in 1.BCF ; Bank 0 2.CLRWDT ;Clear WDT 3.CLRF TMR0 ;Clear TMR0 & Prescaler STATUS, RPO ; Bank 1 4.BSF 5.MOVLW '00101111'b ; These 3 lines (5, 6, 7) 6.MOVWF OPTION ; are required only if ; desired PS<2:0> are 7.CLRWDT ; 000 or 001 8.MOVLW '00101xxx'b ;Set Postscaler to 9.MOVWF OPTION ; desired WDT rate 10.BCF STATUS, RPO ; Return to Bank 0

To change prescaler from the WDT to the TMR0 module use the sequence shown in Example 6-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT ;Clear WDT and ;prescaler

BSF STATUS, RPO

MOVLW b'xxxx0xxx' ;Select TMR0, new ;prescale value and ;clock source

MOVWF OPTION_REG
BCF STATUS, RPO

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value All Ot Rese	ther
01h	TMR0	Timer0 m	odule regis	ster						xxxx xxxx	uuuu	uuuu
0Bh/8Bh/ 10Bh/18Bh	INTCON	GIE	_	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000	000u
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111	1111
85h	TRISA	TRISA7	TRISA6	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11-1 1111	11-1	1111

Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown

Note: Shaded bits are not used by TMR0 module.



7.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- · As a timer
- · As a counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "reset input". This reset can be generated by the CCP module (Section 10.0). Register 7-1 shows the Timer1 control register.

For the PIC16F627 and PIC16F628, when the Timer1 oscillator is enabled (T1OSCEN is set), the RB7/T1OSI and RB6/T1OSO/T1CKI pins become inputs. That is, the TRISB<7:6> value is ignored.

REGISTER 7-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit,
								read as '0'
								- n = Value at POR reset

bit 7-6: Unimplemented: Read as '0'

bit 5-4: T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value

10 = 1:4 Prescale value

01 = 1:2 Prescale value

00 = 1:1 Prescale value

bit 3: T10SCEN: Timer1 Oscillator Enable Control bit

1 = Oscillator is enabled

0 = Oscillator is shut off

Note: The oscillator inverter and feedback resistor are turned off to eliminate power drain

bit 2: T1SYNC: Timer1 External Clock Input Synchronization Control bit

$\underline{\mathsf{TMR1CS}} = 1$

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

TMR1CS = 0

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

bit 1: TMR1CS: Timer1 Clock Source Select bit

1 = External clock from pin RB6/T1OSO/T1CKI (on the rising edge)

0 = Internal clock (Fosc/4)

bit 0: TMR10N: Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1

7.1 <u>Timer1 Operation in Timer Mode</u>

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is Fosc/4. The synchronize control bit T1SYNC (T1CON<2>) has no effect since the internal clock is always in sync.

7.2 <u>Timer1 Operation in Synchronized</u> Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode the timer increments on every rising edge of clock input on pin RB7/T1OSI when bit T1OSCEN is set or pin RB6/T1OSO/T1CKI when bit T1OSCEN is cleared.

If T1SYNC is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple-counter.

In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut off. The prescaler however will continue to increment.

7.2.1 EXTERNAL CLOCK INPUT TIMING FOR SYNCHRONIZED COUNTER MODE


When an external clock input is used for Timer1 in synchronized counter mode, it must meet certain requirements. The external clock requirement is due to

internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of TMR1 after synchronization.

When the prescaler is 1:1, the external clock input is the same as the prescaler output. The synchronization of T1CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T1CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the appropriate electrical specifications, parameters 45, 46, and 47.


When a prescaler other than 1:1 is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. In order for the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T1CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T1CKI high and low time is that they do not violate the minimum pulse width requirements of 10 ns). Refer to the appropriate electrical specifications, parameters 40, 42, 45, 46, and 47.

FIGURE 7-1: TIMER1 BLOCK DIAGRAM



Note 1: When the T10SCEN bit is cleared, the inverter and feedback resistor are turned off. This eliminates power drain.

FIGURE 7-2: TIMER1 INCREMENTING EDGE



7.3 <u>Timer1 Operation in Asynchronous</u> Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 7.3.2).

In asynchronous counter mode, Timer1 can not be used as a time-base for capture or compare operations.

7.3.1 EXTERNAL CLOCK INPUT TIMING WITH UNSYNCHRONIZED CLOCK

If control bit T1SYNC is set, the timer will increment completely asynchronously. The input clock must meet certain minimum high time and low time requirements. Refer to the appropriate Electrical Specifications Section, timing parameters 45, 46, and 47.

7.3.2 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running, from an external asynchronous clock, will guarantee a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Example 7-1 is an example routine to read the 16-bit timer value. This is useful if the timer cannot be stopped.

EXAMPLE 7-1: READING A 16-BIT FREE-RUNNING TIMER

```
; All interrupts are disabled
         TMR1H, W ; Read high byte
  MOVF
  MOVWF
         тмрн
  MOVF
          TMR1L, W ; Read low byte
  MOVWF
         TMPL
  MOVF
         TMR1H, W ; Read high byte
  SUBWF TMPH, W ; Sub 1st read
                    ; with 2nd read
  BTFSC
         STATUS, Z ; Is result = 0
  GOTO
         CONTINUE ; Good 16-bit read
 TMR1L may have rolled over between the read
 of the high and low bytes. Reading the high
  and low bytes now will read a good value.
  MOVF
         TMR1H, W ; Read high byte
  MOVWF TMPH
          TMR1L, W
                   ;Read low byte
  MOVWF
         TMPL
; Re-enable the Interrupt (if required)
CONTINUE
                    ;Continue with your code
```

7.4 <u>Timer1 Oscillator</u>

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 7-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2							
LP	32 kHz	33 pF	33 pF							
	100 kHz	15 pF	15 pF							
	200 kHz 15 pF 15 pF									
These values are for design guidance only.										

7.5 Resetting Timer1 using a CCP Trigger Output

If the CCP1 module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

Note: The special event triggers from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer1 is running in asynchronous counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL registers pair effectively becomes the period register for Timer1.

7.6 Resetting of Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR or any other reset except by the CCP1 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other resets, the register is unaffected.

7.7 <u>Timer1 Prescaler</u>

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TABLE 7-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

A	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		ie on OR	all	ie on other sets
	Bh/8Bh/ 0Bh/18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
C	Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000	-000	0000	-000
8	C h	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000	-000	0000	-000
C	Eh	TMR1L	Holding re	egister fo	or the Least	Significant B	yte of the 16	-bit TMR1 r	egister		xxxx	xxxx	uuuu	uuuu
0)Fh	TMR1H	Holding re	egister fo	or the Most S	Significant By	te of the 16-		xxxx	xxxx	uuuu	uuuu		
1	0h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu

Legend: x = unknown, u = unchanged, -= unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

Electrónica S.A. de C.V.

8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device reset.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon reset.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Register 8-1 shows the Timer2 control register.

8.1 <u>Timer2 Prescaler and Postscaler</u>

The prescaler and postscaler counters are cleared when any of the following occurs:


- · a write to the TMR2 register
- · a write to the T2CON register
- any device reset (Power-on Reset, MCLR reset, Watchdog Timer reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

8.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

FIGURE 8-1: TIMER2 BLOCK DIAGRAM



Electrónica S.A. de C.V.

REGISTER 8-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0 = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset bit 7: Unimplemented: Read as '0' bit 6-3: TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale 1111 = 1:16 Postscale TMR2ON: Timer2 On bit bit 2: 1 = Timer2 is on 0 = Timer2 is off bit 1-0: T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits 00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other resets
	0Bh/8Bh/ 10Bh/18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
4	0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	1	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
	8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	1	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
	11h	TMR2	Timer2 mod	lule's registe		0000 0000	0000 0000					
	12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
L	92h	PR2 Timer2 Period Register									1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer2 module.

NOTES:



9.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RA0 through RA3 pins. The on-chip Voltage Reference (Section 11.0) can also be an input to the comparators.

The CMCON register, shown in Register 9-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 9-1.

REGISTER 9-1: CMCON REGISTER (ADDRESS 01Fh)

						-		
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	R = Readable bit
bit7	10.00.	102		0.0	10	10	bit0	W = Writable bit
								U = Unimplemented bit, read
				7				as '0' -n = Value at POR reset
bit 7:	C2OUT: (Comparat	or 2 output					-II = Value at FOR leset
OR 7.	When C2		o. z oa.pa					
		N+ > C2 \						
	0 = C2 VI	N+ < C2 \	/IN—					
	When C2	INV=1;						
	0 = C2 VI	N+ > C2						
		N+ < C2 \						
bit 6:			or 1 output	t				
	When C1	IN V=0; N+ > C1 \	/IN-					
		N+ < C1 \						
	1411	15.15.74						7
	When C1	INV=1; N+ > C1 \	/INI—					
		N+ < C1 \				1		
bit 5:	C2INV: C	omparato	r 2 output	inversion				
		utput inve						
		utput not						
bit 4:		omparato utput inve	r 1 output	inversion		CY	4	T AY TY
H'HZ		utput not		1404	f# 1	N /		do I'V
bit 3:			nput Switcl		LE A	<i>J q.</i> (le (de C.V.
			•					
	When CN Then:	//2:CM0: =	= 001:					
		N- conne	cts to RA3					
	0 = C1 VI	N- conne	cts to RA0					
	When CN	42.CN40	010.					
	Then:	/ı∠.∪ıvı∪ =	OTO.					
	1 = C1 V	N- conne	cts to RA3					
	_		cts to RA2					
			cts to RA0 cts to RA1					
bit 2-0:	CM2:CM	0 : Compa	rator mode	e				
					es and CN	12:CM0 bit	settings.	

9.1 Comparator Configuration


There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 9-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the comparator

mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 12-2.

Note:

Comparator interrupts should be disabled during a comparator mode change otherwise a false interrupt may occur.

FIGURE 9-1: COMPARATOR I/O OPERATING MODES



www.agelectronica.com

The code example in Example 9-1 depicts the steps required to configure the comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

EXAMPLE 9-1: INITIALIZING COMPARATOR MODULE

FLAG_REG	EQU	0X20
CLRF	FLAG_REG	;Init flag register
CLRF	PORTA	;Init PORTA
MOVF	CMCON, W	;Load comparator bits
ANDLW	0xC0	:Mask comparator bits
IORWF	FLAG_REG,F	Store bits in flag register
MOVLW	0x03	;Init comparator mode
MOVWF	CMCON	; CM<2:0> = 011
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x07	;Initialize data direction
MOVWF	TRISA	;Set RA<2:0> as inputs
		;RA<4:3> as outputs
		TRISA<7:5> always read '0'
BCF	STATUS, RPO	;Select Bank 0
CALL	DELAY 10	;10µs delay
MOVF	CMCON, F	;Read CMCONtoend change condition
BCF	PIR1,CMIF	Clear pending interrupts
BSF	STATUS, RPO	;Select Bank 1
BSF	PIE1,CMIE	;Enable comparator interrupts
BCF	STATUS, RPO	;Select Bank 0
BSF	INTCON, PEIE	;Enable peripheral interrupts
BSF	INTCON, GIE	;Global interrupt enable


9.2 Comparator Operation

A single comparator is shown in Figure 9-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 9-2 represent the uncertainty due to input offsets and response time.

9.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator operating mode. The analog signal that is present at VIN— is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 9-2).

FIGURE 9-2: SINGLE COMPARATOR



9.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD, and can be applied to either pin of the comparator(s).

9.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 13, Instruction Sets, contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0>=010 (Figure 9-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

9.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is guaranteed to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise the maximum delay of the comparators should be used (Table 12-2).


9.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When the CM<2:0> = 110 or 001, multiplexors in the output path of the RA3 and RA4/T0CK1 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 9-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/disable for the RA3 and RA4/T0CK1 pins while in this mode.

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.

FIGURE 9-3: MODIFIED COMPARATOR OUTPUT BLOCK DIAGRAM



9.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the comparator interrupt flag. The CMIF bit must be reset by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR1<6>) interrupt flag may not get set.

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

9.7 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake up the device from SLEEP mode when enabled. While the comparator is powered-up, higher sleep currents than shown in the power down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering sleep. If the device wakes-up from sleep, the contents of the CMCON register are not affected.

9.8 Effects of a RESET

A device reset forces the CMCON register to its reset state. This forces the comparator module to be in the comparator reset mode, CM2:CM0 = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at reset time. The comparators will be powered-down during the reset interval.

9.9 <u>Analog Input Connection</u> <u>Considerations</u>

A simplified circuit for an analog input is shown in Figure 9-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k $\!\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.




TABLE 9-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other Resets
1Fh	CMCON	C2OUT	C1OUT	C2INV	C1NV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000
0Bh/8Bh/ 10Bh/18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
85h	TRISA	TRISA7	TRISA6		TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11-1 1111	11-1 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as "0"

Electrónica S.A. de C.V.

10.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register or as a PWM master/slave Duty Cycle register. Table 10-1 shows the timer resources of the CCP module modes.

CCP1 Module

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

Additional information on the CCP module is available in the $PICmicro^{TM}$ Mid-Range Reference Manual, (DS33023).

TABLE 10-1 CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

REGISTER 10-1: CCP1CON REGISTER (ADDRESS 17h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	R = Readable bit				
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR reset				
bit 7-6:	Unim	plemente	d: Read a	s '0'								
bit 5-4:	Captu	ire Mode: pare Mode	Unused : Unused	ast Signific		e PWM duty c	ycle. The ei	ght MSbs are found in CCPRxL.				
bit 3-0:	PWM Mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL. 3-0: CCP1M3:CCP1M0: CCPx Mode Select bits 0000 = Capture/Compare/PWM off (resets CCP1 module) 0100 = Capture mode, every falling edge 0101 = Capture mode, every 4th rising edge											
Ele	0111 = Capture mode, every 16th rising edge 1000 = Compare mode, set output on match (CCP1IF bit is set) 1001 = Compare mode, clear output on match (CCP1IF bit is set) 1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin is unaffected) 1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP1 resets TMR1 11xx = PWM mode											

10.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RB3/CCP1. An event is defined as:

- every falling edge
- · every rising edge
- · every 4th rising edge
- every 16th rising edge


An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

10.1.1 CCP PIN CONFIGURATION

In Capture mode, the RB3/CCP1 pin should be configured as an input by setting the TRISB<3> bit.

Note: If the RB3/CCP1 is configured as an output, a write to the port can cause a capture condition.

FIGURE 10-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



10.1.2 TIMER1 MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode for the CCP module to use the capture feature. In asynchronous counter mode, the capture operation may not work.

10.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

10.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 10-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 10-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF CCP1CON ;Turn CCP module off
MOVLW NEW_CAPT_PS ;Load the W reg with
; the new prescaler
; mode value and CCP ON
;Load CCP1CON with this
; value




10.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RB3/CCP1 pin is:

- · driven High
- · driven Low
- · remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 10-2: COMPARE MODE OPERATION BLOCK DIAGRAM



10.2.1 CCP PIN CONFIGURATION

The user must configure the RB3/CCP1 pin as an output by clearing the TRISB<3> bit.

Note: Clearing the CCP1CON register will force the RB3/CCP1 compare output latch to the default low level. This is not the data latch.

10.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

10.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

10.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

TABLE 10-2 REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu PC	e on DR	Valu all o res	ther
0Bh/8Bh/1 0Bh/18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	-/ PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000	-000	0000	-000
8Ch	PIE1	EEIE	CMIF	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000	-000	0000	-000
87h	TRISB	PORTB	PORTB Data Direction Register									1111	1111
0Eh	TMR1L	Holding	Holding register for the Least Significant Byte of the 16-bit TMR1 register									uuuu	uuuu
0Fh	TMR1H	Holding	Holding register for the Most Significant Byte of the 16-bit TMR1register									uuuu	uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu
15h	CCPR1L	Capture/	Capture/Compare/PWM register1 (LSB)									uuuu	uuuu
16h	CCPR1H	Capture/	Capture/Compare/PWM register1 (MSB)									uuuu	uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

10.3 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISB<3> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTB I/O data latch.

Figure 10-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see Section 10.3.3.

FIGURE 10-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 10-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 10-4: PWM OUTPUT



10.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period =
$$[(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 prescale value)$$

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 8.0) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

10.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{Fosc}{Fpwm}\right)}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

For an example PWM period and duty cycle calculation, see the PICmicro™ Mid-Range Reference Manual (DS33023).

www.agelectronica.com

10.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISB<3> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 10-3 EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 10-4 REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other resets
0Bh/8Bh/ 10Bh/18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
87h	TRISB	PORTB [Data Direct		1111 1111	1111 1111					
11h	TMR2	Timer2 m	odule's re	gister						0000 0000	0000 0000
92h	PR2	Timer2 m	odule's pe	riod registe	er					1111 1111	1111 1111
12h	T2CON		TOUTPS 3	TOUTPS 2	TOUTPS 1	TOUTPS 0	TMR2ON	T2CKPS 1	T2CKPS 0	-000 0000	uuuu uuuu
15h	CCPR1L	Capture/Compare/PWM register1 (LSB)									uuuu uuuu
16h	CCPR1H	Capture/0	Compare/F	∠ <u> </u>	xxxx xxxx	uuuu uuuu					
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PWM and Timer2.

NOTES:



11.0 VOLTAGE REFERENCE MODULE

The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Figure 11-1. The block diagram is given in Figure 11-2.

11.1 Configuring the Voltage Reference

The Voltage Reference can output 16 distinct voltage levels for each range.

The equations used to calculate the output of the Voltage Reference are as follows:

if VRR = 1: VREF = (VR < 3:0 > /24) x VDD

if VRR = 0: VREF = (VDD x 1/4) + (VR<3:0>/32) x VDD

The setting time of the Voltage Reference must be considered when changing the VREF output (Table 12-2). Example 11-1 shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with VDD = 5.0V.

FIGURE 11-1: VRCON REGISTER(ADDRESS 9Fh)





FIGURE 11-2: VOLTAGE REFERENCE BLOCK DIAGRAM



EXAMPLE 11-1: VOLTAGE REFERENCE CONFIGURATION

MOVLW	0x02	;	4 Inputs Muxed			
MOVWF	CMCON	;	to 2 comps.			
BSF	STATUS, RPO	;	go to Bank 1			
MOVLW	0x07	;	RA3-RA0 are			
MOVWF	TRISA	;	outputs			
MOVLW	0xA6	;	enable VREF			
MOVWF	VRCON	;	low range			
		;	set VR<3:0>=6			
BCF	STATUS, RPO	;	go to Bank 0			
CALL	DELAY10	;	10μs delay			

11.2 Voltage Reference Accuracy/Error

The full range of Vss to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 11-2) keep VREF from approaching VSS or VDD. The Voltage Reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The tested absolute accuracy of the Voltage Reference can be found in Table 17-2.

11.3 **Operation During Sleep**

When the device wakes up from sleep through an interrupt or a Watchdog Timer time-out, the contents of the VRCON register are not affected. To minimize current consumption in SLEEP mode, the Voltage Reference should be disabled.

11.4 **Effects of a Reset**

A device reset disables the Voltage Reference by clearing bit VREN (VRCON<7>). This reset also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

Connection Considerations 11.5

Module The Voltage Reference operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the VROE bit, VRCON<6>, is set. Enabling the Voltage Reference output onto the RA2 pin with an input signal present will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the Voltage Reference output for external connections to VREF. Figure 11-3 shows an example buffering technique.

FIGURE 11-3: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 11-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value On POR	Value On All Other Resets
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000
1Fh	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
85h	TRISA	TRISA7	TRISA6	-	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11-1 1111	11-1 1111

Note: - = Unimplemented, read as "0"

DS40300B-page 70

12.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI). The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured

as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bit SPEN (RCSTA<7>), and bits TRISB<2:1>, have to be set in order to configure pins RB2/TX/CK and RB1/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

REGISTER 12-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0			
	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	R = Readab	ole bit	\neg
	it7	179	IALIN	STNC		BRGIT	TIXIVIT	bit0	W = Writabl		
	71L7							Dito		emented bit,	
									read as		
١.		0000 01		0 1 (1)					-n = Value a	at POR reset	_
מ	oit 7:	CSRC: Clo		Select bit							
		Asynchrone Don't care	ous mode								
		Synchrono	us mode								
		1 = Master 0 = Slave r		ock generatek k from exte			(G)			7	
b	it 6:	TX9 : 9-bit	Transmit E	nable bit							
		1 = Selects					-				
		0 = Selects									
b	oit 5:	TXEN : Transm									
	T 20	0 = Transm				400	100			v = v	
L	11/	Note: SRE	N/CREN o	verrides TX	EN in SYN	IC mode.	- A	- 4	~ 1	<i>1</i> /	
b	oit 4:	SYNC: US	ART Mode	Select bit		-, 7	. A	. []	e C	V.	
	4/	\perp = Synchr	onous mod	ie –			Ar wa				
		0 = Asynch									
b	it 3:	Unimplem									
b	it 2:	BRGH: Hig	gh Baud Ra	ate Select b	it						
		Asynchron									
		1 = High sp									
		0 = Low sp									
		Synchrono Unused in									
h	oit 1:	TRMT: Trai		Register St	atus hit						
~	/IL 1.	1 = TSR er		rtegister of	atus bit						
		0 = TSR fu									
b	oit 0:	TX9D : 9th	bit of trans	mit data. Ca	an be parit	y bit.					

REGISTER 12-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x				
SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	R = Readable bit			
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR reset x = unknown			
bit 7:	SPEN: Ser (Configures 1 = Serial p 0 = Serial p	s RB1/RX/I port enable	OT and RE	2/TX/CK p	oins as seri	al port pins	s when bits 1	TRISB<2:17> are set)			
bit 6:	RX9 : 9-bit 1 = Selects 0 = Selects	9-bit rece	otion	4							
bit 5:	0 = Disa This bit i Synchrono	ous mode: re us mode - bles single bles single s cleared a	master: receive receive after receptal		plete.			4			
bit 4:	0 = Disa Synchrono 1 = Enal	ous mode: bles contin bles contir us mode: bles contin	uous recei luous rece uous recei	ve ive ve until en	able bit CF	REN is clea	red (CREN	overrides SREN)			
bit 3:	0 = Disables continuous receive bit 3: ADEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load of the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received, and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9=0): Unused in this mode Synchronous mode Unused in this mode										
bit 2:	FERR: Fra 1 = Framin 0 = No fran	g error (Ca		ted by read	ding RCRE	G register	and receive	next valid byte)			
bit 1:	OERR: Overru 1 = Overru 0 = No ove	n error (Ca		ed by clear	ring bit CR	EN)					
bit 0:	RX9D : 9th	bit of recei	ved data (Can be par	rity bit)						

12.1 <u>USART Baud Rate Generator (BRG)</u>

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In asynchronous mode bit BRGH (TXSTA<2>) also controls the baud rate. In synchronous mode bit BRGH is ignored. Table 12-1 shows the formula for computation of the baud rate for different USART modes which only apply in master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 12-1. From this, the error in baud rate can be determined.

Example 12-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 BRGH = 0 SYNC = 0

EXAMPLE 12-1: CALCULATING BAUD RATE ERROR

Desired Baud rate = Fosc / (64 (X + 1))

9600 = 16000000 / (64 (X + 1))

 $X = \hat{1}25.042^{\circ} = 25$

Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

Error = (Calculated Baud Rate - Desired Baud Rate)

Desired Baud Rate

= (9615 - 9600) / 9600

= 0.16%

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the Fosc/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register, causes the BRG timer to be reset (or cleared), this ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

TABLE 12-1: BAUD RATE FORMULA

	SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
1	0	(Asynchronous) Baud Rate = Fosc/(64(X+1)) (Synchronous) Baud Rate = Fosc/(4(X+1))	Baud Rate= Fosc/(16(X+1)) NA

X = value in SPBRG (0 to 255)

TABLE 12-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other resets
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA SPEN RX9 SREN CREN ADEN FERR OERR RX9D									0000 -00x	0000 -00x
99h	9h SPBRG Baud Rate Generator Register										0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the BRG.

TABLE 12-3: BAUD RATES FOR SYNCHRONOUS MODE

BAUD	Fosc = 2	20 MHz	SPBRG	16 MHz		SPBRG	10 MHz		SPBRG	7.15909 I	MHz	SPBRG
RATE (K)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-		NA	-	-	NA	-	-
9.6	NA	-	-	NA	-		9.766	+1.73	255	9.622	+0.23	185
19.2	19.53	+1.73	255	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92
76.8	76.92	+0.16	64	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22
96	96.15	+0.16	51	95.24	-0.79	41	96.15	+0.16	25	94.20	-1.88	18
300	294.1	-1.96	16	307.69	+2.56	12	312.5	+4.17	7	298.3	-0.57	5
500	500	0	9	500	0	7	500	0	4	NA	- 4	/ -
HIGH	5000	-	0	4000 🦼	<i>y</i> -	0	2500	-	0	1789.8	- //	0
LOW	19.53	-	255	15.625	<i>A</i> - ,	255	9.766	-	255	6.991		255

	Fosc =	5.0688 MI	Hz	4 MHz			3.579545	MHz		1 MHz			32.768 k	Hz	
BAUD RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	7	NA	-	-	NA	-	-	NA	-	- /	0.303	+1.14	26
1.2	NA	-	//	NA	-	-	NA	-	-	1.202	+0.16	207	1.170	-2.48	6
2.4	NA	-	//	NA	-	-	NA	-	-	2.404	+0.16	103	NA	-	-
9.6	9.6	0 🦼	131	9.615	+0.16	103	9.622	+0.23	92	9.615	+0.16	25	NA	-	-
19.2	19.2	0	65	19.231	+0.16	51	19.04	-0.83	46	19.24	+0.16	12 🥼	NA	-	-
76.8	79.2	+3.13	15	76.923	+0.16	12	74.57	-2.90	11	83.34	+8.51	2	NA	-	-
96	97.48	+1.54	12	1000	+4.17	9	99.43	+3.57	8	NA	-	47	NA	-	-
300	316.8	+5.60	3	NA	-	-	298.3	-0.57	2	NA	7 -	_	NA	-	-
500	NA 🦼	<i>f</i> ·	-/	NA	-	-	NA	-	//	NA		-	NA	-	-
HIGH	1267	-	0	100	-	0	894.9		0	250	-	0	8.192	-	0
LOW	4.950	-	255	3.906	-	255	3.496	-	255	0.9766	-	255	0.032	-	255

TABLE 12-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD RATE (K)	FOSC = 2	20 MHz % ERROR	SPBRG value (decimal)	16 MHz KBAUD	% ERROR	SPBRG value (decimal)	10 MHz KBAUD	% ERROR	SPBRG value (decimal)	7.15909 KBAUD	MHz % ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	1.221	+1.73	255	1.202	+0.16	207	1.202	+0.16	129	1.203	+0.23	92
2.4	2.404	+0.16	129	2.404	+0.16	103	2.404	+0.16	64	2.380	-0.83	46
9.6	9.469	-1.36	32	9.615	+0.16	25	9.766	+1.73	15	9.322	-2.90	11
19.2	19.53	+1.73	15	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5
76.8	78.13	+1.73	3	83.33	+8.51	2	78.13	+1.73	/ 1	NA	'T-n	
96	104.2	+8.51	2	NA	7 8 8	# - #	NA		4-1	NA	797	-
300	312.5	+4.17	0	NA	f 6.6	171	NA	4 70	4 84	NA		- 1
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	312.5	-	0	250	-	0	156.3	-	0	111.9	-	0
LOW	1.221	-	255	0.977	-	255	0.6104	-	255	0.437	-	255

	Fosc = 5	5.0688 M	Hz	4 MHz			3.57954	5 MHz		1 MHz			32.768 k	Hz	
BAUD RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.31	+3.13	255	0.3005	-0.17	207	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.2	0	65	1.202	+1.67	51	1.190	-0.83	46	1.202	+0.16	12	NA	-	-
2.4	2.4	0	32	2.404	+1.67	25	2.432	+1.32	22	2.232	-6.99	6	NA	-	-
9.6	9.9	+3.13	7	NA	-	-	9.322	-2.90	5	NA	-	-	NA	-	-
19.2	19.8	+3.13	3	NA	-	-	18.64	-2.90	2	NA	-	-	NA	-	-
76.8	79.2	+3.13	0	NA	-	-	NA	-	-	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	79.2	-	0	62.500	-	0	55.93	-	0	15.63	-	0	0.512	-	0
LOW	0.3094	-	255	3.906	-	255	0.2185	-	255	0.0610	-	255	0.0020	-	255

TABLE 12-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD RATE (K)	FOSC = 2	20 MHz % ERROR	SPBRG value (decimal)	16 MHz KBAUD	% ERROR	SPBRG value (decimal)	10 MHz KBAUD	% ERROR	SPBRG value (decimal)	7.16 MH	z % ERROR	SPBRG value (decimal)
9.6	9.615	+0.16	129	9.615	+0.16	103	9.615	+0.16	64	9.520	-0.83	46
19.2	19.230	+0.16	64	19.230	+0.16	51	18.939	-1.36	32	19.454	+1.32	22
38.4	37.878	-1.36	32	38.461	+0.16	25	39.062	+1.7	15	37.286	-2.90	11
57.6	56.818	-1.36	21	58.823	+2.12	16	56.818	-1.36	10	55.930	-2.90	7
115.2	113.636	-1.36	10	111.111	-3.55	8	125	+8.51	4	111.860	-2.90	3
250	250	0	4	250	0	3	. NA	-	-	NA	- 4	<i></i>
625	625	0	1	NA 🚽		-	625	0	0	NA	- //	-
1250	1250	0	0	NA	-	-	NA	-	-	NA	-//	-

BAUD RATE (K)	FOSC = 5	.068 MHz % ERROR	SPBRG value (decimal)	4 MHz KBAUD	% ERROR	SPBRG value		9 MH:	%	SPBRG value (decimal)	1 MHz KBAUD	% ERROR	SPBRG value (decimal)	32.768 KBAUD	%	SPBRG value (decimal)
9.6	9.6	0	32	NA	7 -	-	9.7	27	+1.32	22	8.928	-6.99	6	NA	-	-
19.2	18.645	-2.94	16	1.202	+0.17	207	18.6	643	-2.90	11	20.833	+8.51	2	NA	-	-
38.4	39.6	+3.12	7	2.403	+0.13	103	37.2	286	-2.90	5	31.25	-18.61	1	NA	-	-
57.6	52.8	-8.33	5	9.615	+0.16	25	55.9	930	-2.90	3	62.5	+8.51	0	NA	-	-
115.2	105.6	-8.33	2	19.231	+0.16	12	111.8	860	-2.90	1	NA	-	-	NA	-	-
250	NA	//	-	NA	-	-	223.	721	-10.51	0 🥒	NA	- /	-	NA	-	-
625	NA	7.7	-	NA	-	-	N/	Α	-	//	NA	-	-	NA		-
1250	NA	//		NA	-	-	N/	A	-	_//_	NA	/-	_/-	NA	-	-



12.1.1 SAMPLING

The data on the RB1/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin. If bit BRGH (TXSTA<2>) is clear (i.e., at the low baud rates), the sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 12-3). If bit BRGH is set (i.e., at the high baud rates), the sampling is done on the 3 clock edges preceding the second rising edge after the first falling edge of a x4 clock (Figure 12-4 and Figure 12-5).

FIGURE 12-1: RX PIN SAMPLING SCHEME. BRGH = 0





FIGURE 12-2: RX PIN SAMPLING SCHEME, BRGH = 1



www.agelectronica.com







FIGURE 12-4: RX PIN SAMPLING SCHEME, BRGH = 0 OR BRGH = 1



12.2 <u>USART Asynchronous Mode</u>

In this mode, the USART uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- · Asynchronous Transmitter
- · Asynchronous Receiver

12.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 12-5. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the


state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- **Note 1:** The TSR register is not mapped in data memory so it is not available to the user.
- **Note 2:** Flag bit TXIF is set when enable bit TXEN is set.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 12-5). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 12-7). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result the RB2/TX/CK pin will revert to himpedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit maybe loaded in the TSR register.

FIGURE 12-5: USART TRANSMIT BLOCK DIAGRAM



Steps to follow when setting up an Asynchronous Transmission:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 12.1)
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit TXIE.
- If 9-bit transmission is desired, then set transmit bit TX9.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Load data to the TXREG register (starts transmission).

FIGURE 12-6: ASYNCHRONOUS MASTER TRANSMISSION




FIGURE 12-7: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 12-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

1/10	_ •								· · · · · · · · · · · · · · · · · · ·	00.0.1	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	nsmit Re	gister						0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generato	r Registe		0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Transmission.

© 1999 Microchip Technology Inc. Preliminary DS40300B-page 79

12.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 12-8. The data is received on the RB1/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/ disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double buff-

ered register, i.e. it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG register is still full then overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, so it is essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG, will load bits RX9D and FERR with new values, therefore it is essential for the user to read the RCSTA register before reading RCREG register in order not to lose the old FERR and RX9D information.

FIGURE 12-8: USART RECEIVE BLOCK DIAGRAM




FIGURE 12-9: ASYNCHRONOUS RECEPTION WITH ADDRESS DETECT




FIGURE 12-10: ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST





FIGURE 12-11: ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST FOLLOWED BY VALID DATA BYTE



Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 12.1).
- Enable the asynchronous serial port by clearing bit SYNC, and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.

- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing enable bit CREN.

TABLE 12-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PC	e on DR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000	-000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000	-00x	0000 -00x
1Ah	RCREG	USART Red	eive Re	gister						0000	0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000	-000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000 -010
99h	SPBRG	Baud Rate	Generato	r Registe	r					0000	0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.

12.3 <u>USART Function</u>

The USART function is similar to that on the PIC16C74B, which includes the BRGH = 1 fix.

12.3.1 USART 9-BIT RECEIVER WITH ADDRESS DETECT

When the RX9 bit is set in the RCSTA register, 9-bits are received and the ninth bit is placed in the RX9D bit of the RCSTA register. The USART module has a special provision for multi-processor communication. Multiprocessor communication is enabled by setting the ADEN bit (RCSTA<3>) along with the RX9 bit. The port is now programmed such that when the last bit is received, the contents of the receive shift register (RSR) are transferred to the receive buffer, the ninth bit of the RSR (RSR<8>) is transferred to RX9D, and the receive interrupt is set if and only if RSR<8> = 1. This feature can be used in a multi-processor system as follows:

A master processor intends to transmit a block of data to one of many slaves. It must first send out an address byte that identifies the target slave. An address byte is identified by setting the ninth bit (RSR<8>) to a '1' (instead of a '0' for a data byte). If the ADEN and RX9 bits are set in the slave's RCSTA register, enabling multiprocessor communication, all data bytes will be ignored. However, if the ninth received bit is equal to a '1', indicating that the received byte is an address, the slave will be interrupted and the contents of the RSR register will be transferred into the receive buffer. This allows the slave to be interrupted only by addresses, so that the slave can examine the received byte to see if it is being addressed. The addressed slave will then clear its ADEN bit and prepare to receive data bytes from the master.

When ADEN is enabled (='1'), all data bytes are ignored. Following the STOP bit, the data will not be loaded into the receive buffer, and no interrupt will occur. If another byte is shifted into the RSR register, the previous data byte will be lost.

The ADEN bit will only take effect when the receiver is configured in 9-bit mode (RX9 = '1'). When ADEN is disabled (='0'), all data bytes are received and the 9th bit can be used as the parity bit.

The receive block diagram is shown in Figure 12-8.

Reception is enabled by setting bit CREN (RCSTA<4>).

12.3.1.1 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

Steps to follow when setting up an Asynchronous or Synchronous Reception with Address Detect Enabled:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH.
- Enable asynchronous or synchronous communication by setting or clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- 4. Set bit RX9 to enable 9-bit reception.
- Set ADEN to enable address detect.
- Enable the reception by setting enable bit CREN or SREN.
- Flag bit RCIF will be set when reception is complete, and an interrupt will be generated if enable bit RCIE was set.
- Read the 8-bit received data by reading the RCREG register to determine if the device is being addressed.
- 9. If any error occurred, clear the error by clearing enable bit CREN if it was already set.
- If the device has been addressed (RSR<8> = 1
 with address match enabled), clear the ADEN
 and RCIF bits to allow data bytes and address
 bytes to be read into the receive buffer and interrupt the CPU.



TABLE 12-1: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	ı	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	tor Register	r					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.

12.4 <u>USART Synchronous Master Mode</u>

In Synchronous Master mode, the data is transmitted in a half-duplex manner, i.e. transmission and reception do not occur at the same time. When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition enable bit SPEN (RCSTA<7>) is set in order to configure the RB2/TX/CK and RB1/RX/DT I/O pins to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

12.4.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 12-5. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcycle), the TXREG is empty and interrupt bit, TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is sta-

ble around the falling edge of the synchronous clock (Figure 12-12). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 12-13). This is advantageous when slow baud rates are selected, since the BRG is kept in reset when bits TXEN, CREN, and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN, during a transmission, will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to hi-impedance. If either bit CREN or bit SREN is set, during a transmission, the transmission is aborted and the DT pin reverts to a hi-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic however is not reset although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting since bit TXEN is still set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

DS40300B-page 84 Preliminary © 1999 Microchip Technology Inc.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 12.1).
- Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

TABLE 12-2: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tr	ansmit R	egister		0000 0000	0000 0000				
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG		0000 0000	0000 0000							

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Transmission.

FIGURE 12-12: SYNCHRONOUS TRANSMISSION





FIGURE 12-13: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



© 1999 Microchip Technology Inc. Preliminary DS40300B-page 85

12.4.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is sampled on the RB1/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is reset by the hardware. In this case it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register, i.e. it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full then overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set. The 9th

receive bit is buffered the same way as the receive data. Reading the RCREG register, will load bit RX9D with a new value, therefore it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old RX9D information.

Steps to follow when setting up a Synchronous Master Reception:


- Initialize the SPBRG register for the appropriate baud rate. (Section 12.1)
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.

TABLE 12-3: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART Re	eceive Re	egister	11.		3.7	\mathcal{A}		0000 0000	0000 0000
8Ch	PIE1	EEPIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG Baud Rate Generator Register								0000 0000	0000 0000	

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.





12.5 USART Synchronous Slave Mode

Synchronous slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RB2/TX/CK pin (instead of being supplied internally in master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

12.5.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- Enable the transmission by setting enable bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.

12.5.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous master and slave modes is identical except in the case of the SLEEP mode. Also, bit SREN is a don't care in slave mode.

If receive is enabled, by setting bit CREN, prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, then set enable bit RCIE.
- 3. If 9-bit reception is desired, then set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.



www.agelectronica.com

PIC16F62X

TABLE 12-4: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tr	ansmit R	egister						0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG Baud Rate Generator Register									0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Transmission.

TABLE 12-5: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART Re	eceive Re	egister						0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Genera	tor Regis	ter				7 4	0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.

NOTES:



13.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory. These registers are:

- EECON1
- EECON2 (Not a physically implemented register)
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. PIC16F62X devices have 128 bytes of data EEPROM with an address range from 0h to 7Fh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write-time will vary with voltage and temperature as well as from chip to chip. Please refer to AC specifications for exact limits.

When the device is code protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access this memory.

Additional information on the Data EEPROM is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

REGISTER 13-1: EEADR REGISTER (ADDRESS 9Bh)

U	R/W	R/W	R/W	R/W	R/	W	R/W	R/W	
_	EADR6	EADR5	EADR4	EADR3	EAD	R2	EADR1	EADR0	R = Readable bit
bit7								bit0	W = Writable bit S = Settable bit U = Unimplemented bit, read as '0' -n = Value at POR reset
bit 7	Unimplen	nented A	ddress: N	flust be se	t to '0'				
bit 6:0	EEADR: S	Specifies of	one of 128	locations	for EE	PRO	M Read/V	Vrite Opera	ation

13.1 **EEADR**

The EEADR register can address up to a maximum of 256 bytes of data EEPROM. Only the first 128 bytes of data EEPROM are implemented and only seven of the eight bits in the register (EEADR<6:0>) are required.

The upper bit is address decoded. This means that this bit should always be '0' to ensure that the address is in the 128 byte memory space.



13.2 <u>EECON1 AND EECON2 REGISTERS</u>

EECON1 is the control register with five low order bits physically implemented. The upper-three bits are non-existent and read as '0's.


Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR reset or a WDT time-out reset during normal operation. In these situations, following reset, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATA and EEADR registers.

Interrupt flag bit EEIF in the PIR1 register is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the Data EEPROM write sequence.

REGISTER 13-2: EECON1 REGISTER (ADDRESS 9Ch) DEVICES



13.3 READING THE EEPROM DATA MEMORY

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>). The data is available, in the very next cycle, in the EEDATA register; therefore it can be read in the next instruction. EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 13-1: DATA EEPROM READ

```
BCF STATUS, RP0 ; Bank 0

MOVLW CONFIG_ADDR ;

MOVWF EEADR ; Address to read

BSF STATUS, RP0 ; Bank 1

BSF EECON1, RD ; EE Read

BCF STATUS, RP0 ; Bank 0

MOVF EEDATA, W ; W = EEDATA
```

13.4 WRITING TO THE EEPROM DATA MEMORY

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte.

EXAMPLE 13-2: DATA EEPROM WRITE

```
STATUS, RP0
                         ; Bank 1
BSF
        EECON1, WREN
                          Enable write
BCF
        INTCON, GIE
                         ; Disable INTs.
MOVLW
        55h
        EECON2
                         ; Write 55h
MOVWF
MOVLW
        AAh
MOVWF
        EECON2
                        ; Write AAh
        EECON1,WR
                        ; Set WR bit
BSF
                        ; begin write
        INTCON, GIE
BSF
                         ; Enable INTs.
```

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number what is not equal to the required cycles to execute the required sequence will cause the data not to be written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit in the PIR1 registers must be cleared by software.

13.5 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the Data EEPROM should be verified (Example 13-3) to the desired value to be written. This should be used in applications where an EEPROM bit will be stressed near the specification limit.

EXAMPLE 13-3: WRITE VERIFY

```
STATUS, RPO ; Bank 0
  BCF
  :
                     ; Any code can go here
  MOVF
        EEDATA, W
                   🦷 Must be in Bank 0
        STATUS, RPO; Bank 1 READ
  BSF
  BSF
        EECON1, RD ; YES, Read the
                    ; value written
  BCF
        STATUS, RPO ; Bank 0
Is the value written (in W reg) and
read (in EEDATA) the same?
  SUBWF EEDATA, W
  BTFSS STATUS, Z
                    ; Is difference 0?
  GOTO WRITE_ERR
                    ; NO, Write error
                    ; YES, Good write
                    ; Continue program
```

13.6 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

13.7 <u>DATA EEPROM OPERATION DURING</u> CODE PROTECT

When the device is code protected, the CPU is able to read and write unscrambled data to the Data EEPROM.

TABLE 13-1 REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets
9Ah	EEDATA	EEPROM (data regis	ter						xxxx xxxx	uuuu uuuu
9Bh	EEADR	EEPROM 8	address re	egister						xxxx xxxx	uuuu uuuu
9Ch	EECON1	_	WRERR WREN WR RD							x000	q000
9Dh	EECON2 ⁽¹⁾	EEPROM (EEPROM control register 2								

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by data EEPROM.

Note 1: EECON2 is not a physical register

www.agelectronica.com

www.agelectronica.com

PIC16F62X

14.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real time applications are what sets a microcontroller apart from other processors. The PIC16F62X family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

These are:

- 1. OSC selection
- 2. Reset

Power-on Reset (POR)
Power-up Timer (PWRT)
Oscillator Start-Up Timer (OST)
Brown-out Reset (BOD)

- 3. Interrupts
- 4. Watchdog Timer (WDT)
- 5. SLEEP
- 6. Code protection
- 7. ID Locations
- 8. In-circuit serial programming

The PIC16F62X has a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs which provides at least a 72 ms reset. With these three functions on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The ER oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.



© 1999 Microchip Technology Inc. Preliminary DS40300B-page 95

www.agelectronica.com


PIC16F62X

14.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special configuration memory space (2000h – 3FFFh), which can be accessed only during programming.

FIGURE 14-1: CONFIGURATION WORD



14.2 <u>Oscillator Configurations</u>

14.2.1 OSCILLATOR TYPES

The PIC16F62X can be operated in eight different oscillator options. The user can program three configuration bits (FOSC2 thru FOSC0) to select one of these eight modes:


LP Low Power Crystal
 XT Crystal/Resonator
 HS High Speed Crystal/Resonator
 ER External Resistor (2 modes)
 INTRC Internal Resistor/Capacitor (2 modes)

EC External Clock In

14.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 14-2). The PIC16F62X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 14-3).

FIGURE 14-2: CRYSTAL OPERATION
(OR CERAMIC RESONATOR)
(HS, XT OR LP OSC
CONFIGURATION)



See Table 14-1 and Table 14-2 for recommended values of C1 and C2.

Note: A series resistor may be required for AT strip cut crystals.

FIGURE 14-3: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 14-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Ranges	Characterized:		
Mode	Freq	OSC1(C1)	0\$C2(C2)
XT	455 kHz	22 - 100 pF	22 100 pF
	2.0 MHz	15 - 68 pF	15 - 68 pF
	4.0 MHz	15 - 68 pF	15 - 68 pF
HS	8.0 MHz	10 - 68 pF	10 - 68 pF
	16.0 MHz	10 - 22 pF	10 - 22 pF

Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own example of the contractor of the user should consult the resonator manufacture for appropriate values of external components.

TABLE 14-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Mode	Freq	OSC1(C1)	OSC2(C2)
LP	32 kHz	68 - 100 pF	68 - 100 pF
	200 kHz	15 - 30 pF	15 - 30 pF
XT	100 kHz	68 - 150 pF	150 -200 pF
	2 MHz	15 - 30 pF	15 - 30 pF
	4 MHz	15 - 30 pF	15 - 30 pF
HS	8 MHz	15 - 30 pF	15 - 30 pF
	10 MHz	15 - 30 pF	15 - 30 pF
	20 MHz	15 - 30 pF	15 - 30 pF

Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as a round overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

S.A. *de* **C.V.**

14.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance, or one with parallel resonance.

Figure 14-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The 4.7 $k\Omega$ resistor provides the negative feedback for stability. The $10~k\Omega$ potentiometers bias the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 14-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 14-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180° phase shift in a series resonant oscillator circuit. The 330 $k\Omega$ resistors provide the negative feedback to bias the inverters in their linear region.


FIGURE 14-5: EXTERNAL SERIES
RESONANT CRYSTAL
OSCILLATOR CIRCUIT



14.2.4 EXTERNAL CLOCK IN

For applications where a clock is already available elsewhere, users may directly drive the PIC16F62X provided that this external clock source meets the AC/DC timing requirements listed in Section 17.4. Figure 14-6 below shows how an external clock circuit should be configured.

FIGURE 14-6: EXTERNAL CLOCK INPUT
OPERATION (HS, XT OR LP
OSC CONFIGURATION)




14.2.5 ER OSCILLATOR

For timing insensitive applications, the ER (External Resistor) clock mode offers additional cost savings. Only one external component, a resistor to Vss, is needed to set the operating frequency of the internal oscillator. The resistor draws a DC bias current which controls the oscillation frequency. In addition to the resistance value, the oscillator frequency will vary from unit to unit, and as a function of supply voltage and temperature. Since the controlling parameter is a DC current and not a capacitance, the particular package type and lead frame will not have a significant effect on the resultant frequency.

Figure 14-7 shows how the controlling resistor is connected to the PIC16F62X. For Rext values below 38k, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1M), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 38k and 1M.

FIGURE 14-7: EXTERNAL RESISTOR



The Electrical Specification section shows the relationship between the resistance value and the operating frequency as well as frequency variations due to operating temperature for given R and VDD values.

The ER oscillator mode has two options that control the unused OSC2 pin. The first allows it to be used as a general purpose I/O port. The other configures the pin as an output providing the Fosc signal (internal clock divided by 4) for test or external synchronization purposes.

14.2.6 INTERNAL 4 MHz OSCILLATOR

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at Vdd = 5V and 25°C, see "Electrical Specifications" section for information on variation over voltage and temperature.

14.2.7 CLKOUT

The PIC16F62X can be configured to provide a clock out signal by programming the configuration word. The oscillator frequency, divided by 4 can be used for test purposes or to synchronize other logic.

14.3 <u>Special Feature: Dual Speed</u> <u>Oscillator Modes</u>

A software programmable dual speed oscillator mode is provided when the PIC16F62X is configured in either ER or INTRC oscillator modes. This feature allows users to dynamically toggle the oscillator speed between 4MHz and 37kHz. In ER mode, the 4MHz setting will vary depending on the size of the external resistor. Also in ER mode, the 37kHz operation is fixed and does not vary with resistor size. Applications that require low current power savings, but cannot tolerate putting the part into sleep, may use this mode.

The OSCF bit in the PCON register is used to control dual speed mode. See Section 4.2.2.6, Figure 4-9.

14.4 Reset

The PIC16F62X differentiates between various kinds of reset:


- a) Power-on reset (POR)
- b) MCLR reset during normal operation
- c) MCLR reset during SLEEP
- d) WDT reset (normal operation)
- e) WDT wake-up (SLEEP)
- f) Brown-out Detect (BOD)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on reset, MCLR reset, WDT reset and MCLR reset during SLEEP. They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different reset situations as indicated in Table 14-4. These bits are used in software to determine the nature of the reset. See Table 14-7 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 14-8.

The MCLR reset path has a noise filter to detect and ignore small pulses. See Table 12-6 for pulse width specification.

FIGURE 14-8: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



14.5 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Detect (BOD)

14.5.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, just tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details.

The POR circuit does not produce an internal reset when VDD declines.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607 "Power-up Trouble Shooting".

14.5.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should always be enabled when Brown-out Reset is enabled.

The Power-Up Time delay will vary from chip to chip and due to VDD, temperature and process variation. See DC parameters for details.

14.5.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-Up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.


The OST time-out is invoked only for XT, LP and HS modes and only on power-on reset or wake-up from SLEEP.

14.5.4 BROWN-OUT DETECT (BOD)

The PIC16F62X members have on-chip Brown-out Detect circuitry. A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Detect circuitry. If VDD falls below 4.0V, refer to V_{BOD} parameter D005(V_{BOD}) for greater than parameter (TBOD) in Table 17.1, the brown-out situation will reset the chip. A reset is not guaranteed to occur if VDD falls below 4.0V for less than parameter (TBOD).

On any reset (Power-on, Brown-out, Watchdog, etc.) the chip will remain in Reset until VDD rises above BVDD. The Power-up Timer will now be invoked and will keep the chip in reset an additional 72 ms.

If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above BVDD, the Power-Up Timer will execute a 72 ms reset. The Power-up Timer should always be enabled when Brown-out Detect is enabled. Figure 14-9 shows typical Brown-out situations.



14.5.5 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after POR has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and PWRTE bit status. For example, in ER mode with PWRTE bit erased (PWRT disabled), there will be no time-out at all. Figure 14-10, Figure 14-11 and Figure 14-12 depict time-out sequences.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (see Figure 14-11). This is useful for testing purposes or to synchronize more than one PIC16F62X device operating in parallel.

Table 14-6 shows the reset conditions for some special registers, while Table 14-7 shows the reset conditions for all the registers.

14.5.6 POWER CONTROL (PCON)/ STATUS REGISTER

The power control/status register, PCON (address 8Eh) has two bits.

Bit0 is \overline{BOD} (Brown-out). \overline{BOD} is unknown on power-on-reset. It must then be set by the user and checked on subsequent resets to see if $\overline{BOD} = 0$ indicating that a brown-out has occurred. The \overline{BOD} status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by setting BODEN bit = 0 in the Configuration word).

Bit1 is POR (Power-on-reset). It is a '0' on power-on-reset and unaffected otherwise. The user must write a '1' to this bit following a power-on-reset. On a subsequent reset if POR is '0', it will indicate that a power-on-reset must have occurred (VDD may have gone too low).

TABLE 14-3: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Powe	er-up	Brown-out Reset	Wake-up	
Oscillator Collingulation	PWRTE = 0	PWRTE = 1	Brown out Reser	from SLEEP	
XT, HS, LP	72 ms + 1024 Tosc	1024 Tosc	72 ms + 1024 Tosc	1024 Tosc	
ER	72 ms	-//	72 ms		

TABLE 14-4: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOD	TO	PD	
0	Х	1	1	Power-on-reset
0	Х	0	Х	Illegal, TO is set on POR
0	Х	Х	0	Illegal, PD is set on POR
1	0	X	X	Brown-out Detect
1	4	0	u	WDT Reset
1	1	0	0	/WDT Wake-up
1	1	u	u	MCLR reset during normal operation
1	1	1	0	MCLR reset during SLEEP

Legend: u = unchanged, x = unknown

TABLE 14-5: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other resets ⁽¹⁾
03h	STATUS	IRP	RP1	RPO	TO	PD	Z	DC	С	0001 1xxx	000q quuu
8Eh	PCON		_	_	_	OSCF		POR	BOD	1-0x	u-uq

Note 1: Other (non power-up) resets include MCLR reset, Brown-out Detect and Watchdog Timer Reset during normal operation.

TABLE 14-6: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	1-0x
MCLR reset during normal operation	000h	000u uuuu	1-uu
MCLR reset during SLEEP	000h	0001 0uuu	1-uu
WDT reset	000h	0000 uuuu	1-uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Detect	000h	000x xuuu	1-u0
Interrupt Wake-up from SLEEP	PC + 1 ⁽¹⁾	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.



TABLE 14-7: INITIALIZATION CONDITION FOR REGISTERS

Register	Address	Power-on Reset	MCLR Reset during normal operation MCLR Reset during SLEEP WDT Reset Brown-out Detect (1)	Wake up from SLEEP through interrupt Wake up from SLEEP through WDT time-out
W	-	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	00h		-	
TMR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq quuu ⁽⁴⁾
FSR	04h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	05h	xxxx 0000	xxxx u000	xxxx 0000
PORTB	06h	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	10h	00 0000	uu uuuu	
T2CON	12h	-000 0000	-000 0000	
CCP1CON	17h	00 0000	00 0000	
RCSTA	18h	0000 -00x	0000 -00x	
CMCON	1Fh	0000 0000	0000 0000	uu uuuu
PCLATH	0Ah	0 0000	0 0000	u uuuu
INTCON	0Bh	0000 000x	0000 000u	uuuu uqqq ⁽²⁾
PIR1	0Ch	0000 -000	0000 -000	-q(2,5)
OPTION	81h	1111 1111	1111 1111	uuuu uuuu
TRISA	85h	11-1 1111	11 1111	uu-u uuuu
TRISB	86h	1111 1111	1111 1111	uuuu uuuu
PIE1	8Ch	0000 -000	0000 -000	uuuu -uuu
PCON	8Eh	1-0x	1-uq ^(1,6)	uu
TXSTA	98h	0000 -010	0000 -010	
EECON1	9Ch	x000	d000	I _ ZY I 7
VRCON	9Fh	000- 0000	000+ 0000	uuu- uuuu /

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', <math>q = value depends on condition.

- Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.
 - 2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).
 - 3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
 - 4: See Table 14-6 for reset value for specific condition.
 - 5: If wake-up was due to comparator input changing, then bit 6 = 1. All other interrupts generating a wake-up will cause bit 6 = u.
 - **6:** If reset was due to brown-out, then bit 0 = 0. All other resets will cause bit 0 = u.






FIGURE 14-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




FIGURE 14-12: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)






FIGURE 14-13: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External power-on reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: < 40 k Ω is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
 - 3: $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into \overline{MCLR} from external capacitor C in the event of \overline{MCLR}/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).


Electrónica .

FIGURE 14-14: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate reset when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
 - 2: Internal Brown-out Reset circuitry should be disabled when using this circuit.

FIGURE 14-15: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD X} = \frac{R1}{R1 + R2} = 0.7 V$$

- **2:** Internal brown-out reset should be disabled when using this circuit.
- **3:** Resistors should be adjusted for the characteristics of the transistor.

14.6 Interrupts

The PIC16F62X has 10 sources of interrupt:

- External Interrupt RB0/INT
- TMR0 Overflow Interrupt
- PortB Change Interrupts (pins RB7:RB4)
- · Comparator Interrupt
- USART Interrupt
- CCP Interrupt
- TMR1 Overflow Interrupt
- · TMR2 Match Interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. GIE is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits interrupt routine as well as sets the GIE bit, which re-enable RB0/INT interrupts.

The INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.


The peripheral interrupt flag is contained in the special register PIR1. The corresponding interrupt enable bit is contained in special registers PIE1.

When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid RB0/INT recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 14-17). The latency is the same for one or two cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

- Note 1: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The CPU will execute a NOP in the cycle immediately following the instruction which clears the GIE bit. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.

FIGURE 14-16: INTERRUPT LOGIC



14.6.1 RB0/INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The RB0/INT interrupt can wake-up the processor from SLEEP, if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 14.9 for details on SLEEP and Figure 14-19 for timing of wake-up from SLEEP through RB0/INT interrupt.

14.6.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see Section 6.0.

14.6.3 PORTB INTERRUPT


An input change on PORTB <7:4> sets the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/clearing the RBIE (INTCON<4>) bit. For operation of PORTB (Section 5.2).

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

14.6.4 COMPARATOR INTERRUPT

See Section 9.6 for complete description of comparator interrupts.

FIGURE 14-17: INT PIN INTERRUPT TIMING



- Note 1: INTF flag is sampled here (every Q1).
 - 2: Asynchronous interrupt latency = 3-4 Tcy. Synchronous latency = 3 Tcy, where Tcy = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
 - 3: CLKOUT is available only in ER oscillator mode.
 - 4: For minimum width of INT pulse, refer to AC specs.
 - 5: INTF is enabled to be set anytime during the Q4-Q1 cycles.

TABLE 14-8: SUMMARY OF INTERRUPT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other resets ⁽¹⁾
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000

Note 1: Other (non power-up) resets include MCLR reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

14.7 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt e.g. W register and STATUS register. This will have to be implemented in software.

Example 14-1 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x20 in Bank 0 and it must also be defined at 0xA0 in Bank 1). The user register, STATUS_TEMP, must be defined in Bank 0. The Example 14-1:

- · Stores the W register
- Stores the STATUS register in Bank 0
- · Executes the ISR code
- Restores the STATUS (and bank select bit register)
- · Restores the W register

EXAMPLE 14-1: SAVING THE STATUS AND W REGISTERS IN RAM

	/ VV	NEGISTERS IN RAIM
MOVWF	W_TEMP	copy W to temp register, could be in either bank
SWAPF	STATUS,W	;swap status to be saved into W
BCF	STATUS, RPO	<pre>;change to bank 0 regardless ;of current bank</pre>
MOVWF :	STATUS_TEMP	<pre>;save status to bank 0 ;register</pre>
// :	(ISR)	
:		
SWAPF	STATUS_TEMP,W	<pre>;swap STATUS_TEMP register ;into W, sets bank to original ;state</pre>
MOVWF	STATUS	;move W into STATUS register
SWAPF	W_TEMP,F	;swap W_TEMP
SWAPF	W_TEMP,W	;swap W_TEMP into W

14.8 Watchdog Timer (WDT)

The watchdog timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the ER oscillator of the CLKIN pin. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the configuration bit WDTE as clear (Section 14.1).

14.8.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET.

The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

14.8.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

SWAPF W_TEMP,F ;swap W_TEMP
SWAPF W_TEMP,W- ;swap W_TEMP into W

FIGURE 14-18: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 14-9: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other Resets
2007h	Config. bits	LVP	BOREN	MCLRE	FOSC2	PWRTE	WDTE	FOSC1	FOSC0	uuuu uuuu	uuuu uuuu
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: Shaded cells are not used by the Watchdog Timer. **S.A.** de C.V.

= Unimplemented location, read as "0"

+ = Reserved for future use

14.9 Power-Down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit in the STATUS register is cleared, the TO bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before SLEEP was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or Vss, with no external circuitry drawing current from the I/O pin and the comparators and VREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note: It should be noted that a RESET generated by a WDT time-out does not drive MCLR pin low.

14.9.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External reset input on MCLR pin
- 2. Watchdog Timer Wake-up (if WDT was enabled)
- Interrupt from RB0/INT pin, RB Port change, or the Peripheral Interrupt (Comparator).


The first event will cause a device reset. The two latter events are considered a continuation of program execution. The $\overline{10}$ and \overline{PD} bits in the STATUS register can be used to determine the cause of device reset. \overline{PD} bit, which is set on power-up is cleared when SLEEP is invoked. $\overline{10}$ bit is cleared if WDT Wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wakeup from sleep. The sleep instruction is completely executed.

The WDT is cleared when the device wakes-up from sleep, regardless of the source of wake-up.

FIGURE 14-19: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: XT, HS or LP oscillator mode assumed.

- 2: Tost = 1024Tosc (drawing not to scale). Approximately 1 μ s delay will be there for ER osc mode.
- 3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
- : CLKOUT is not available in these osc modes, but shown here for timing reference.

14.10 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: The entire data EEPROM and FLASH program memory will be erased when the code protection is turned off. The INTRC calibration data is not erased.

14.11 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. Only the least significant 4 bits of the ID locations are used.

14.12 In-Circuit Serial Programming


The PIC16F62X microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RB6 and RB7 pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the Programming Specifications.

A typical in-circuit serial programming connection is shown in Figure 14-20.

FIGURE 14-20: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



14.13 Low Voltage Programming

The LVP bit of the configuration word, enables the low voltage programming. This mode allows the microcontroller to be programmed via ICSP using only a 5V source. This mode removes the requirement of VIHH to be placed on the \overline{MCLR} pin. The LVP bit is normally erased to '1' which enables the low voltage programming. In this mode, the RB4/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. The device will enter programming mode when a '1' is placed on the RB4/PGM pin. The HV programming mode is still available by placing VIHH on the \overline{MCLR} pin.

- Note 1: While in this mode the RB4 pin can no longer be used as a general purpose I/O pin.
 - 2: VDD must be 5.0V <u>+</u>10% during erase/program operations while in low voltage programming mode.

If Low-voltage programming mode is not used, the LVP bit can be programmed to a '0' and RB4/PGM becomes a digital I/O pin. To program the device, VIHH must be placed onto MCLR during programming. The LVP bit may only be programmed when programming is entered with VIHH on MCLR. The LVP bit cannot be programmed when programming is entered with RB4/PGM.

It should be noted, that once the LVP bit is programmed to 0, only the high voltage programming mode is available and only high voltage programming mode can be used to program the device.

15.0 INSTRUCTION SET SUMMARY

Each PIC16F62X instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16F62X instruction set summary in Table 15-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 15-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 15-1: OPCODE FIELD DESCRIPTIONS

Field	Description			
f	Register file address (0x00 to 0x7F)			
W	Working register (accumulator)			
b Bit address within an 8-bit file register				
k	Literal field, constant data or label			
х	Don't care location (= 0 or 1) The assembler will generate code with x = 0 recommended form of use for compatibility Microchip software tools.			
d	Destination select; $d=0$: store result in W, $d=1$: store result in file register f. Default is $d=1$			
label	Label name			
TOS	Top of Stack			
PC	Program Counter			
PCLATH	Program Counter High Latch			
GIE	Global Interrupt Enable bit			
WDT	Watchdog Timer/Counter			
TO	Time-out bit			
PD	Power-down bit			
dest	Destination either the W register or the speregister file location	ecified		
[]	Options			
()	Contents			
\rightarrow	Assigned to			
<>	Register bit field			
€	In the set of			
italics	User defined term (font is courier)			

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Table 15-1 lists the instructions recognized by the MPASM assembler.

Figure 15-1 shows the three general formats that the instructions can have.

Note: To maintain upward compatibility with future PICmicro[®] products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 15-2: PIC16F62X INSTRUCTION SET

Mnemonic,		Description	Cycles		14-Bit	Opcode	9	Status	Notes
Operands				MSb			LSb	Affected	
BYTE-ORIE	NTED I	FILE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	_ 2
CLRW	-	Clear W	1	00	0001	0000	0011	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	0.0	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000	7	
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	0.0	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS		7/			- //		
BCF	f, b 🛓	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL AN	ID COI	NTROL OPERATIONS							
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	- /	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	0.0	0000	0000	1000	AT Y	T 7
SLEEP	200	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	710	11	1010	kkkk	kkkk	Z	70
Note 4: 14/1	_	1/O reminted in readified as a function of itself (a.e.			\		ما الله بالم		

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

15.1 <u>Instruction Descriptions</u>

k					
The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.					

ADDWF	Add W a					
Syntax:	[label] A					
Operands:	$0 \le f \le 12$ $d \in [0,1]$					
Operation:	$(W) + (f) \rightarrow (dest)$					
Status Affected:	C, DC, Z					
Encoding:	0.0	0111	dfff	ffff		
Description:	Add the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.					

Words:	1_	1					
Cycles:	aatr	A	11011				
Example	ADDWF	FSR,	W W				
Before Instruction							
		١٨/	0.47				

	VV	=	UXII	
	FSF	₹ =	0xC2	
After Ins	struc	tion		
	W	=	0xD9	
	FSF	₹ =	0xC2	

ANDLW AND Literal with W						
Syntax:	[label] ANDLW k					
Operands:	$0 \le k \le 255$					
Operation:	(W) .AND. (k) \rightarrow (W)					
Status Affected:	Z					
Encoding:	11 1001 kkkk kkkk					
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.					
Words:	1					
Cycles:	1					
Example	ANDLW 0x5F					
	Before Instruction					
	W = 0xA3					
	After Instruction W = 0x03					

ANDWF	AND W with f					
Syntax:	[label] ANDWF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	(W) .AND. (f) \rightarrow (dest)					
Status Affected:	Z					
Encoding:	00	0101	dfff	ffff		
Description:	AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored					

	back in register 'f'.	0.0.0				
Words:	17 AY T	7				
Cycles:	MO I \	/				
Example	ANDWF FSR, 1	•				
Defens beetweeting						

Deloie II	ISHU	ictioi	ı
	W	=	0x17
	FSF	₹ =	0xC2
After Ins	truct	ion	
	W	=	0x17
	FSF	? =	0x02

BCF	Bit Clear	f		
Syntax:	[label] B	CF f,b)	_
Operands:	$0 \le f \le 12$ $0 \le b \le 7$	27		
Operation:	$0 \rightarrow (f < b:$	>)		
Status Affected:	None			Alb
Encoding:	01	00bb	bfff	ffff
Description:	Bit 'b' in re	gister 'f' is	s cleared.	
Words:	1			
Cycles:	1			
Example	BCF	FLAG_	REG, 7	7
	Before In		= 0xC7	
	After Inst		EG = 0x47	

BTFSC	Bit Test, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	skip if $(f < b >) = 0$
Status Affected:	None
Encoding:	01 10bb bfff ffff
Description:	If bit 'b' in register 'f' is '0' then the next instruction is skipped. If bit 'b' is '0' then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a two-cycle instruction.
Words:	1
Cycles:	1(2)
Example	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE .
	Before Instruction
	PC = address HERE After Instruction if FLAG<1> = 0, PC = address TRUE if FLAG<1>=1, PC = address FALSE

BSF Bit Set f

Syntax: [label] BSF f,b

Operands: $0 \le f \le 127$

 $0 \le b \le 7$

Operation: $1 \rightarrow (f < b >)$

Status Affected: None

Encoding: 01 01bb bfff
Description: Bit 'b' in register 'f' is set.

Words: 1 Cycles: 1

Example BSF FLAG_REG, 7

Before Instruction

 $FLAG_REG = 0x0A$

After Instruction

 $FLAG_REG = 0x8A$

S.A. de C.V.

ffff

0x5A

0x00

PIC16F62X

1fff

Clear f

 $0 \le f \le 127$ $00h \rightarrow (f)$ $1 \rightarrow Z$ Z

00

CLRF

and the Z bit is set.

Before Instruction

After Instruction

[label] CLRF f

0001

The contents of register 'f' are cleared

FLAG_REG

FLAG_REG

FLAG_REG

BTFSS	Bit Test f, Skip if Set	CLRF
Syntax:	[label] BTFSS f,b	Syntax:
Operands:	$0 \le f \le 127$	Operands:
	0 ≤ b < 7	Operation:
Operation:	skip if $(f < b >) = 1$	
Status Affected:	None	Status Affected:
Encoding:	01 11bb bfff ffff	Encoding:
Description:	If bit 'b' in register 't' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruction	Description:
	fetched during the current instruction execution, is discarded and a NOP is	Words:
	executed instead, making this a two-cycle instruction.	Cycles:
Words:	1	Example
Cycles:	1(2)	
Example	HERE BTFSS FLAG,1 FALSE GOTO PROCESS_CODE TRUE •	
	Before Instruction PC = address HERE After Instruction	
	if FLAG<1> = 0, PC = address FALSE if FLAG<1> = 1, PC = address TRUE	
CALL	Call Subroutine	CLRW
Syntax:	[label] CALL k	Syntax:
Operands:	0 ≤ k ≤ 2047	Operands:
Operation:	(PC)+ $1 \rightarrow TOS$,	Operation:
	k → PC<10:0>,	AY A
H.101	(PCLATH<4:3>) → PC<12:11>	Status Affected
Status Affected:	None	Encoding:
Encoding:	10 Okkk kkkk kkkk	Description:
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded	Words:
	into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH.	Cycles:
	CALL is a two-cycle instruction.	Evample

CALL

Before Instruction

After Instruction

THERE

PC = Address HERE

PC = Address THERE TOS = Address HERE+1

	¥
CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation: Status Affected:	00h → (W) 1 → Z Z
Encoding:	00 0001 0000 0011
Description:	W register is cleared. Zero bit (Z) is set.
Words:	1
Cycles:	1
Example	CLRW
	Before Instruction $W = 0x5A$ After Instruction $W = 0x00$ $Z = 1$

1

2

HERE

Words:

Cycles:

www.agelectronica.com

Example

www.agelectronica.com PIC16F62X

CLRWDT	Clear Watchdog Timer	DECF	Decrement f
Syntax:	[label] CLRWDT	Syntax:	[label] DECF f,d
Operands:	None	Operands:	$0 \leq f \leq 127$
Operation:	$00h \rightarrow WDT$		d ∈ [0,1]
	$0 \rightarrow WDT$ prescaler,	Operation:	(f) - 1 \rightarrow (dest)
	$ \begin{array}{l} 1 \to TO \\ 1 \to \overline{PD} \end{array} $	Status Affected:	Z
Status Affected:	TO, PD	Encoding:	00 0011 dfff ffff
Encoding:	00 0000 0110 0100	Description:	Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd'
Description:	CLRWDT instruction resets the		is 1 the result is stored back in register
Description.	Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO	Words:	1
	and PD are set.	Cycles:	1
Words:	1	Example	DECF CNT, 1
Cycles:	1	·	Before Instruction
Example	CLRWDT		CNT = 0x01
	Before Instruction		Z = 0 After Instruction
	WDT counter = ? After Instruction		CNT = 0x00
	WDT counter = 0x00		Z = 1
	$\frac{\text{WDT prescaler}}{\text{TO}} = 0$		
	PD = 1		
COMF	Complement f	DECFSZ	Decrement f, Skip if 0
Syntax:	[label] COMF f,d	Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$u \in [0,1]$ $(\bar{f}) \to (dest)$	Operation:	(f) - 1 \rightarrow (dest); skip if result = 0
Status Affected:	$(1) \rightarrow (\text{dest})$	Operation.	$(1) = 1 \rightarrow (\text{dest}), \text{skip it result} = 0$
	7	Status Affected:	None
	Z	Status Affected:	None
Encoding:	00 1001 dfff ffff	Encoding:	00 1011 dfff ffff
	00 1001 dfff ffff The contents of register 'f' are complemented. If 'd' is 0 the result is		00 1011 dfff ffff The contents of register 'f' are decremented. If 'd' is 0 the result is
Encoding:	00 1001 dfff ffff The contents of register 'f' are	Encoding:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Encoding:	00 1001 dfff ffff The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is	Encoding:	00 1011 dfff ffff The contents of register 't' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A
Encoding: Description:	00 1001 dfff ffff The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'.	Encoding:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction,
Encoding: Description: Words:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'.	Encoding: Description:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a
Encoding: Description: Words: Cycles:	00 1001 dfff ffff The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'. 1	Encoding: Description: Words:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.
Encoding: Description: Words: Cycles:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'. COMF REG1, 0 Before Instruction REG1 = 0x13	Encoding: Description: Words: Cycles:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.
Encoding: Description: Words: Cycles:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'. COMF REG1, 0 Before Instruction REG1 = 0x13 After Instruction	Encoding: Description: Words:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction. 1 1(2) HERE DECFSZ CNT, 1 GOTO LOOP
Encoding: Description: Words: Cycles:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'. COMF REG1, 0 Before Instruction REG1 = 0x13 After Instruction	Encoding: Description: Words: Cycles:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction. 1 1(2) HERE DECFSZ CNT, 1
Encoding: Description: Words: Cycles:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'. COMF REG1, 0 Before Instruction REG1 = 0x13 After Instruction REG1 = 0x13	Encoding: Description: Words: Cycles:	The contents of register 't' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction. 1 1(2) HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • •
Encoding: Description: Words: Cycles:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'. COMF REG1, 0 Before Instruction REG1 = 0x13 After Instruction REG1 = 0x13	Encoding: Description: Words: Cycles:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction. 1 1(2) HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • • • • Before Instruction
Encoding: Description: Words: Cycles:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'. COMF REG1, 0 Before Instruction REG1 = 0x13 After Instruction REG1 = 0x13	Encoding: Description: Words: Cycles:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction. 1 1(2) HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • •
Encoding: Description: Words: Cycles:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'. COMF REG1, 0 Before Instruction REG1 = 0x13 After Instruction REG1 = 0x13	Encoding: Description: Words: Cycles:	The contents of register 't' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction. 1 1(2) HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • • • Before Instruction PC = address HERE After Instruction CNT = CNT - 1
Encoding: Description: Words: Cycles:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'. COMF REG1, 0 Before Instruction REG1 = 0x13 After Instruction REG1 = 0x13	Encoding: Description: Words: Cycles:	The contents of register 't' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction. 1 1(2) HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • • • Before Instruction PC = address HERE After Instruction
Encoding: Description: Words: Cycles:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'. COMF REG1, 0 Before Instruction REG1 = 0x13 After Instruction REG1 = 0x13	Encoding: Description: Words: Cycles:	The contents of register 't' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction. 1 1(2) HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • • • Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0,

GOTO	Unconditional Branch			
Syntax:	[label] GOTO k			
Operands:	$0 \leq k \leq 2047$			
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>			
Status Affected:	None			
Encoding:	10 1kkk kkkk kkkk			
Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.			
Words:	1			
Cycles:	2			
Example	GOTO THERE			
	After Instruction PC = Address THERE			

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	None
Encoding:	00 1111 dfff ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.
Words:	1
Cycles:	1(2)
Example	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE •
	Before Instruction
	PC = address HERE After Instruction
	CNT = CNT + 1 if CNT= 0, PC = address CONTINUE
	if CNT≠ 0, PC = address HERE +1

INCF	Increme	nt f			
Syntax:	[label]	INCF f	,d		
Operands:	$0 \le f \le 12$.7	Ξ.	٠,	
HIDE	d ∈ [0,1]	f a F	T_{I}	16	
Operation:	(f) + 1 \rightarrow	(dest)	Ç.	И.	/U/
Status Affected:	Z				
Encoding:	00	1010	df	E£	ffff
Description:	The content increments placed in tresult is placed.	ed. If 'd' is he W reg	0 the	e resu If 'd' i	s 1 the
Words:	1				
Cycles:	1				
Example	INCF	CNT,	1		
	Before In	struction	1		
		CNT 7	=	0xFF	·
	After Inst	_	=	0	
		CNT	=	0x00	1
		Z	=	1	


IORLW	Inclusive OR Literal with W			
Syntax:	[label] IORLW_k			
Operands:	0 ≤ k ≤ 255			
Operation:	(W) .OR. $k \rightarrow (W)$			
Status Affected:	z			
Encoding:	11 1000 kkkk kkkk			
Description:	The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register.			
Words:	1			
Cycles:	1			
Example	IORLW 0x35			
	Before Instruction W = 0x9A After Instruction W = 0xBF Z = 1			


www.agelectronica.com PIC16F62X

IORWF	Inclusive OR W with f	MOVF	Move f
Syntax:	[label] IORWF f,d	Syntax:	[label] MOVF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .OR. (f) \rightarrow (dest)	Operation:	$(f) \to (dest)$
Status Affected:	Z	Status Affected:	Z
Encoding:	00 0100 dfff ffff	Encoding:	00 1000 dfff ffff
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.	Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file
Words:	1		register f itself. d = 1 is useful to test a file register since status flag Z is
Cycles:	1		affected.
Example	IORWF RESULT, 0	Words:	1
	Before Instruction	Cycles:	/
	RESULT = 0x13 W = 0x91	Example	MOVF FSR, 0
	After Instruction RESULT = 0x13 W = 0x93 Z = 1		After Instruction W = value in FSR register Z = 1
MOVLW	Move Literal to W	MOVWF	Move W to f
Syntax:	[label] MOVLW k	Syntax:	[label] MOVWF f
Operands:	0 ≤ k ≤ 255	Operands:	0 ≤ f ≤ 127
Operation:	$k \rightarrow (W)$	Operation:	$(W) \rightarrow (f)$
Status Affected:	None	Status Affected:	None
Encoding:	11 00xx kkkk kkkk	Encoding:	00 0000 lfff ffff
Description:	The eight bit literal 'k' is loaded into W	Description:	Move data from W register to register
27.7	register. The don't cares will assemble as 0's.	Words:	T.
Words:	ntrónico		1do (111/
Cycles:	31	Cycles:	MOVWE OPTION
Example	MOVLW 0x5A	Example	
	After Instruction W = 0x5A		Before Instruction OPTION = 0xFF W = 0x4F
			After Instruction OPTION = 0x4F W = 0x4F

NOP	No Oper	ation		
Syntax:	[label]	NOP		
Operands:	None			
Operation:	No opera	ation		
Status Affected:	None			
Encoding:	00	0000	0xx0	0000
Description:	No operat	ion.		
Words:	1			
Cycles:	1			
Example	NOP			
			7	

OPTION	Load Op	tion Reg	gister			
Syntax:	[label] OPTION					
Operands:	None					
Operation:	$(W) \rightarrow O$	PTION				
Status Affected:	None					
Encoding:	00	00 0000 0110 0010				
Description:	The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it.					
Words:	1					
Cycles:	1					
Example						
		•	rd compa	•		
		with future PICmicro® products, do not use this instruction.				





SUBLW	Subtract W from Literal	SUBWF	Subtract W from f
Syntax:	[label] SUBLW k	Syntax:	[label] SUBWF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$
Operation:	$k - (W) \rightarrow (W)$		d ∈ [0,1]
Status	C, DC, Z	Operation:	$(f) - (W) \rightarrow (dest)$
Affected:		Status Affected:	C, DC, Z
Encoding:	11 110x kkkk kkkk	Encoding:	00 0010 dfff ffff
Description:	The W register is subtracted (2's complement method) from the eight bit literal 'k'. The result is placed in the W register.	Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0 the
Words:	1		result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Cycles:	1	Words:	1
Example 1:	SUBLW 0x02	Cycles:	1
	Before Instruction	Example 1:	SUBWF REG1,1
	W = 1 C = ?		Before Instruction
	After Instruction		REG1 = 3
	W = 1		W = 2 C = ?
	C = 1; result is positive		After Instruction
Example 2:	Before Instruction		REG1 = 1
	W = 2 C = ?		W = 2 C = 1: result is positive
	After Instruction	Example 2:	C = 1; result is positive Before Instruction
	W = 0	LXample 2.	REG1 = 2
	C = 1; result is zero		W = 2
Example 3:	Before Instruction		C = ?
	W = 3 C = ?		After Instruction REG1 = 0
	After Instruction		$ \begin{array}{rcl} REG1 & = & 0 \\ W & = & 2 \end{array} $
-		200	C = 1; result is zero
Elec	W = 0xFF C = 0; result is nega- tive	Example 3:	Before Instruction REG1
			After Instruction
			REG1 = 0xFF
			W = 2 C = 0; result is negative
			,

www.agelectronica.com PIC16F62X

SWAPF	Swap Nil	bbles in	f						
Syntax:	[label]	SWAPF	f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$								
Operation:	$(f<3:0>) \to (dest<7:4>), (f<7:4>) \to (dest<3:0>)$								
Status Affected:	None								
Encoding:	00	1110	dff	f f	fff				
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.								
Words:	1								
Cycles:	1								
Example	SWAPF	REG,	0						
	Before In	struction							
		REG1	=	0xA5					
	After Instruction								
		REG1 W	=	0xA5 0x5A					

TRIS	Load TRI	IS Regis	ter					
Syntax:	[label]	TRIS	f					
Operands:	$5 \le f \le 7$							
Operation:	(W) \rightarrow TRIS register f;							
Status Affected:	None							
Encoding:	0.0	0000	0110	Offf				
Description:	The instruction compatibility products. readable a directly address.	ity with th Since TR and writab	e PIC16Cs IS register le, the use	5X rs are				
Words:	1							
Cycles:	1							
Example								
		re PICmi	rd compa cro [®] prod uction.	•				

XORLW	Exclusive OR Literal with W
Syntax:	[label] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Encoding:	11 1010 kkkk kkkk
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example:	XORLW 0xAF
	Before Instruction
	W = 0xB5
	After Instruction
	W = 0x1A
YOPWE	Evelusive OP W with f
XORWF Syntax:	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Syntax:	[<i>label</i>] XORWF f,d 0 ≤ f ≤ 127
Syntax: Operands:	[label] XORWF f,d $0 \le f \le 127$ $d \in [0,1]$
Syntax: Operands: Operation:	[label] XORWF f,d $0 \le f \le 127$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (dest)
Syntax: Operands: Operation: Status Affected:	[label] XORWF f,d $0 \le f \le 127$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (dest)
Syntax: Operands: Operation: Status Affected: Encoding:	
Syntax: Operands: Operation: Status Affected: Encoding: Description:	
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	[label] XORWF f,d $0 \le f \le 127$ d ∈ [0,1] (W) .XOR. (f) → (dest) Z 00 0110 dfff ffff Exclusive OR the contents of the W register with register 'f', If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[label] XORWF f,d $0 \le f \le 127$ $d \in [0,1]$ (W) .XOR. (f) → (dest) Z
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[label] XORWF f,d $0 \le f \le 127$ d ∈ [0,1] (W) .XOR. (f) → (dest) Z 00 0110 dfff ffff Exclusive OR the contents of the W register with register 'f', If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1 1 XORWF REG 1
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	

16.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- · Integrated Development Environment
 - MPLAB™ IDE Software
- Assemblers/Compilers/Linkers
 - MPASM Assembler
 - MPLAB-C17 and MPLAB-C18 C Compilers
 - MPLINK/MPLIB Linker/Librarian
- Simulators
 - MPLAB-SIM Software Simulator
- Emulators
 - MPLAB-ICE Real-Time In-Circuit Emulator
 - PICMASTER®/PICMASTER-CE In-Circuit Emulator
 - ICEPIC™
- In-Circuit Debugger
 - MPLAB-ICD for PIC16F877
- Device Programmers
 - PRO MATE[®] II Universal Programmer
 - PICSTART® Plus Entry-Level Prototype Programmer
- Low-Cost Demonstration Boards
 - SIMICE
 - PICDEM-1
 - PICDEM-2
 - PICDEM-3
 - PICDEM-17
 - SEEVAL®
 - KEELOQ®

16.1 MPLAB Integrated Development Environment Software

- The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows®-based application which contains:
- · Multiple functionality
 - editor
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
- · A full featured editor
- · A project manager
- · Customizable tool bar and key mapping
- A status bar
- On-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- · Debug using:
 - source files
 - absolute listing file
 - object code

The ability to use MPLAB with Microchip's simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

16.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PICmicro MCU's. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

16.3 MPLAB-C17 and MPLAB-C18 C Compilers

The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

16.4 MPLINK/MPLIB Linker/Librarian

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with precompiled libraries using directives from a linker script.

MPLIB is a librarian for pre-compiled code to be used with MPLINK. When a routine from a library is called from another source file, only the modules that contains that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. MPLIB manages the creation and modification of library files.

MPLINK features include:

- MPLINK works with MPASM and MPLAB-C17 and MPLAB-C18.
- MPLINK allows all memory areas to be defined as sections to provide link-time flexibility.

MPLIB features include:

- MPLIB makes linking easier because single libraries can be included instead of many smaller files.
- MPLIB helps keep code maintainable by grouping related modules together.
- MPLIB commands allow libraries to be created and modules to be added, listed, replaced, deleted, or extracted.

16.5 MPLAB-SIM Software Simulator

The MPLAB-SIM Software Simulator allows code development in a PC host environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file or user-defined key press to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPLAB-C18 and MPASM. The Software Simulator offers the flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

16.6 MPLAB-ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of MPLAB-ICE is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support new PICmicro microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows 3.x/95/98 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE 2000 is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems use the same processor modules and will operate across the full operating speed range of the PICmicro MCU.

16.7 PICMASTER/PICMASTER CE

The PICMASTER system from Microchip Technology is a full-featured, professional quality emulator system. This flexible in-circuit emulator provides a high-quality, universal platform for emulating Microchip 8-bit PICmicro microcontrollers (MCUs). PICMASTER systems are sold worldwide, with a CE compliant model available for European Union (EU) countries.

16.8 <u>ICEPIC</u>

ICEPIC is a low-cost in-circuit emulation solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X, and PIC16CXXX families of 8-bit one-time-programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules or daughter boards. The emulator is capable of emulating without target application circuitry being present.

16.9 MPLAB-ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB-ICD, is a powerful, low-cost run-time development tool. This tool is based on the flash PIC16F877 and can be used to develop for this and other PICmicro microcontrollers from the PIC16CXXX family. MPLAB-ICD utilizes the In-Circuit Debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming protocol, offers cost-effective in-circuit flash programming and debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time. The MPLAB-ICD is also a programmer for the flash PIC16F87X family.

DS40300B-page 126 **Preliminary** © 1999 Microchip Technology Inc.

16.10 PRO MATE II Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode the PRO MATE II can read, verify or program PICmicro devices. It can also set code-protect bits in this mode.

16.11 PICSTART Plus Entry Level Development System

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PICmicro devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

16.12 <u>SIMICE Entry-Level</u> <u>Hardware Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

16.13 PICDEM-1 Low-Cost PICmicro Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with

the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

16.14 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

16.15 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

16.16 PICDEM-17

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcon-PIC17C752, trollers. including PIC17C756. PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug and test the sample code. In addition, PICDEM-17 supports down-loading of programs to and executing out of external FLASH memory on board. The PICDEM-17 is also usable with the MPLAB-ICE or PICMASTER emulator, and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

16.17 <u>SEEVAL Evaluation and Programming</u> <u>System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials™ and secure serials. The Total Endurance™ Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

16.18 <u>KELog Evaluation and</u> Programming Tools

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.





TABLE 16-1: DEVELOPMENT TOOLS FROM MICROCHIP

	S 00						nme o e		≥ Depni		Program <u> </u>	S	۵	Ь								19 € 1	- Ο	Σ
	MPLAB™ Integrated Development Environment	MPLAB™ C17 Compiler	MPLAB™ C18 Compiler	MPASM/MPLINK	MPLAB™-ICE	PICMASTER/PICMASTER-CE	ICEPIC™ Low-Cost In-Circuit Emulator		MPLAB-ICD In-Circuit Debugger	PICSTART®PIus Low-Cost Universal Dev. Kit	PRO MATE [®] II Universal Programmer	SIMICE	PICDEM-1	PICDEM-2	PICDEM-3	PICDEM-14A	PICDEM-17	KEELoq® Evaluation Kit	KEELOQ Transponder Kit	microlD™ Programmer's Kit	125 kHz microlD Developer's Kit	125 kHz Anticollision microlD Developer's Kit	13.56 MHz Anticollision microlD Developer's Kit	MCP2510 CAN Developer's Kit
PIC12CX	>			>	>	>	>			>	>	>												
blC1400	>			>	>	>				>	>					~								
PIC16C	>			>	>	>	>			>	<i>></i>	>	^											
PIC16C	Ŋ	ļ	Ĭ	,	>	>		1		N	\$		ď	(±))				7		(
PIC16C	>			>	>	`	<i>></i>			>	>	7	>										ďγ	
PIC16F6	>			>	** >					*	**	1												
PIC16C	>			>	>	>	>		*>	>	>		^	'										
PIC16C7	>			>	^	>	>			>	>												,	
PIC16C	>			>	>	>	>			>	>	/	>							4				
PIC16F8	\ <u>`</u>			,	^				>	>	>			1								/		
PIC16C	>	7		>	>	>	>			>	>				>	7								
STISIG	>	>	/	>	>	>			7	>	>		>					1						
(TOTIOI9	>	>		>	>	>				>	>						<i>></i>		/	,		J		
PIC18CX	>		>	>	>		/			>	>			>							/			
63CXX 52CXX/ 54CXX/				>				/			>													
нсеххх				>							>							<i>></i>	>					
WCKEXX																					>	>	>	
WCP25																								>

© 1999 Microchip Technology Inc. Preliminary DS40300B-page 129

NOTES:



17.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings †

Ambient temperature under bias	-40 to +125°C
Storage temperature	-65°C to +150°C
Voltage on VDD with respect to Vss	-0.3 to +6.5V
Voltage on MCLR and RA4 with respect to Vss	0.3 to +14V
	0.3V to VDD + 0.3V
Total power dissipation (Note 1)	800 mW
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, IIK (VI < 0 or VI > VDD)	± 20 mA
	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA and PORTB	200 mA
Maximum current sourced by PORTA and PORTB	200 mA

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOI x IOL)

† **NOTICE**: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin rather than pulling this pin directly to Vss.

Electrónica S.A. de C.V.

FIGURE 17-1: PIC16F62X VOLTAGE-FREQUENCY GRAPH, 0°C ≤ TA ≤ +70°C





FIGURE 17-2: PIC16F62X VOLTAGE-FREQUENCY GRAPH, -40°C ≤ TA < 0°C, +70°C < TA ≤ 85°C









FIGURE 17-4: PIC16LF62X VOLTAGE-FREQUENCY GRAPH, -40°C ≤ TA < 0°C, +70°C < TA ≤ 85°C



17.1 DC CHARACTERISTICS:

PIC16F62X-04 (Commercial, Industrial, Extended) PIC16F62X-20 (Commercial, Industrial, Extended)

		Standard Operating Conditions	(un	less c	otherwi	se sta	ated)	
		Operating temperature -40°C						
							ercial a	
		-40°C						
Param	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
No.	J	Silai asisi isiis			וקני	III CON	• · · · · ·	oonand.
D001	VDD	Supply Voltage		3.0	-	5.5	V	
D002	VDR	RAM Data Retention Voltage (Note 1)		-	1.5*	-	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure Power-on Reset		-	Vss	_	V	See section on power-on reset for details
D004	SVDD	VDD rise rate to ensure Power-on Reset	1	0.05*	-	-	V/ms	See section on power-on reset for details
D005	VBOD	Brown-out Detect Voltage		3.7 3.7	4.0 4.0	4.3 4.4	V	BODEN configuration bit is cleared (Extended)
D010	IDD	Supply Current (Note 2, 5)		-	-	0.7	mA	FOSC = 4.0 MHz, VDD = 3.0
D013		///		_	4.0	7.0	mA	Fosc = 20.0 MHz, VDD = 5.5
20.0				_	_	6.0	mA	Fosc = 20.0 MHz, VDD = 4.5
				-	_	2.0	mA	Fosc = 10.0 MHz, VDD = 3.0
D020	IPD	Power Down Current (Note 3)		_	_	2.2	μΑ	VDD = 3.0
				-	_	5.0	μΑ	VDD = 4.5
				-	_	9.0	μΑ	VDD = 5.5
				-	_	15.0	μΑ	VDD = 5.5 Extended
	Δ lwdt	WDT Current (Note 4)		-	6.0	20	μΑ	VDD=4.0V
	7/					25	μΑ	(125°C)
D023	Δ lBOD	Brown-out Detect Current (Note 4)		-	75	125	μΑ	BOD enabled, VDD = 5.0V
	Δ ICOMP	Comparator Current for each		-	30	50	μΑ	VDD = 4.0V
//		Comparator (Note 4)			1	405		14 4014
	ΔİVREF	VREF Current (Note 4)				135	μΑ	VDD = 4.0V
1A	Fosc	LP Oscillator Operating Frequency		0	_	200	KHz	All temperatures
		INTRC Oscillator Operating Frequence	су	-	_	4	MHz	All temperatures
		XT Oscillator Operating Frequency		0	-	4	MHz	All temperatures
		HS Oscillator Operating Frequency		0	_	20	MHz	All temperatures

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- **4:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 5: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in k Ω .

17.2 DC CHARACTERISTICS: PIC16LF62X-04 (Commercial, Industrial, Extended)

		Standard Operating Conditions (unless otherwise stated)									
		Operating temperature −40°C ≤ T.	A ≤ +85	5°C for i	ndustr	rial and					
		0°C ≤ T.	$A \leq +70$	0°C for o	comme	ercial a	nd				
		-40°C ≤ T.	A ≤ +12	25°C for	exten	nded					
		Operating voltage VDD range as des	cribed	in DC s	pec Ta	able 17.	1 and Table 12-2				
Param	Sym	Characteristic	Min	Typ†	Max	Units	Conditions				
No.											
D001	VDD	Supply Voltage	2.0	-	5.5	V					
D002	VDR	RAM Data Retention Voltage (Note 1)	-	1.5*	_	V	Device in SLEEP mode				
D003	VPOR	VDD start voltage to ensure Power-on Reset	I	Vss	_	V	See section on Power-on Reset for details				
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	-	-	V/ms	See section on Power-on Reset for details				
D005	VBOD	Brown-out Detect Voltage	3.7	4.0	4.3	V	BODEN configuration bit is cleared				
D010	IDD	Supply Current (Note 2, 5)	-	-	0.6	mA	FOSC = 4.0 MHz, VDD = 2.5				
D013				4.0	7.0	mA	Fosc = 20.0 MHz, VDD = 5.5				
D013				4.0	6.0	mA	FOSC = 20.0 MHz, VDD = 5.5				
			_	_	2.0	mA	Fosc = 10.0 MHz, VDD = 3.0				
D020	IPD 🥒	Power Down Current (Note 2)	-	_	2.0	μΑ	VDD = 2.5				
			_	- 1	2.2	μΑ	VDD = 3.0				
	//		_	7/	5.0	μΑ	VDD = 4.5				
			_	- 7/4	9.0	μΑ	VDD = 5.5				
	/			//	15.0	μΑ	VDD = 5.5 Extended				
B000	ΔIWDT	WDT Current (Note 4)	_	6.0	15	μΑ	VDD=3.0V				
D023	ΔIBOD	Brown-out Detect Current (Note 4)		75	125	μΑ	BOD enabled, VDD = 5.0V				
	ΔICOMP	Comparator Current for each Comparator (Note 4)		30	50	μA	VDD = 3.0V				
	ΔIVREF	VREF Current (Note 4)	_	30	135	μΑ	VDD = 3.0V				
1A	Fosc	LP Oscillator Operating Frequency	0	_	200	KHz	All temperatures				
., ,		INTRC Oscillator Operating Frequency	_	4_	4	MHz	All temperatures				
		XT Oscillator Operating Frequency	0	_	4	MHz	All temperatures				
		HS Oscillator Operating Frequency	0	_	20	MHz	All temperatures				

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

- **3:** The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD to VSs.
- 4: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 5: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in $k\Omega$.

17.3 DC CHARACTERISTICS: PIC16F62X (Commercial, Industrial, Extended) PIC16LF62X (Commercial, Industrial, Extended)

	Operating voltage VDD range as described in DC spec Table 17.1 and Table 12-2									
Param.	Sym	Characteristic	Min	Typ†	Max	Unit	Conditions			
No.										
	VIL	Input Low Voltage	/							
		I/O ports								
D030		with TTL buffer	Vss		0.8V	V	VDD = 4.5V to 5.5V			
					0.15VDD		otherwise			
D031		with Schmitt Trigger input	Vss		0.2VDD	V				
D032		MCLR, RA4/T0CKI,OSC1 (in ER	Vss	-	0.2Vdd	V	Note1			
		mode)								
D033		OSC1 (in XT and HS)	Vss	-	0.3VDD	V				
		OSC1 (in LP)	Vss	-	0.6VDD-1.0	V				
	VIH	Input High Voltage								
		I/O ports		-						
D040		with TTL buffer	2.0V	-	VDD	V	VDD = 4.5V to 5.5V			
			.25VDD + 0.8V		VDD		otherwise			
D041		with Schmitt Trigger input	0.8VDD		VDD	//				
D042		MCLR RA4/T0CKI	0.8VDD	-	VDD	V	//			
D043		OSC1 (XT, HS and LP)	0.7VDD	-	VDD	V				
D043A		OSC1 (in ER mode)	0.9VDD				Note1			
D070	IPURB	PORTB weak pull-up current	50	200	400	μΑ	VDD = 5.0V, VPIN = VSS			
	/	Input Leakage Current								
	liL /	(Notes 2, 3)			//					
		I/O ports (Except PORTA)			±1.0	μΑ	VSS ≤ VPIN ≤ VDD, pin at hi-impedance			
D060		PORTA	- I	-	±0.5	μΑ	Vss ≤ VPIN ≤ VDD, pin at hi-impedance			
D061	1	RA4/T0CKI	-	- 1	±1.0	μΑ	Vss ≤ VPIN ≤ VDD			
D063		OSC1, MCLR	- I	-	±5.0	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc			
//	Vol	Output Low Voltage					configuration			
D080	VOL	I/O ports			0.6	V	IoL=8.5 mA, VDD=4.5V, -40° to +85°C			
D000		I/O ports	-	-	0.6	V	IOL=7.0 mA, VDD=4.5V, +125°C			
D083		OSC2/CLKOUT (ER only)	-	-	0.6	V	IOL=1.6 mA, VDD=4.5V, -40° to +85°C			
D063		OSC2/CEROUT (ER Only)	-	-	0.6	V	IOL=1.2 mA, VDD=4.5V, +125°C			
	Voн	Output High Voltage (Note 3)	_		0.0	V	IOL=1.2 IIIA, VDD=4.5V, +125 C			
D090	VOH	I/O ports (Except RA4)	Vpp-0.7	- 4	T A	V	IOH=-3.0 mA, VDD=4.5V, -40° to +85°C			
D090	1 1 4	I/O poits (Except KA4)	VDD-0.7 VDD-0.7		N 1/1	V	IOH=-2.5 mA, VDD=4.5V, +125°C			
D092		OSC2/CLKOUT (ER only)	VDD-0.7 VDD-0.7	L.	7.4	v	IOH=-1.3 mA, VDD=4.5V, -40° to +85°C			
D092	100	OSC2/CLKOUT (ER Only)	VDD-0.7 VDD-0.7	_	1 AT 1	V	IOH=-1.0 mA, VDD=4.5V, -40° t0 +65° C			
D150	Vod	Open-Drain High Voltage	V -U-U.1	-	- 8.5	V	RA4 pin PIC16F62X, PIC16LF62X			
טפוע	VOD	Capacitive Loading Specs on		-	0.0	V	11.Λ.4 μπ ε 10 10 ε02Λ, ε10 10 ε ε02Λ			
		Output Pins								
D100	COSC2	OSC2 pin		_	15	pF	In XT, HS and LP modes when external			
	30002					۲,	clock used to drive OSC1.			
D101	Cio	All I/O pins/OSC2 (in ER mode)		_	50	рF				
	0.0	5 5 - 5 - 5 - 5 - 5 - 5 -				۳.				

These parameters are characterized but not tested.

3: Negative current is defined as coming out of the pin.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In ER oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16F62X be driven with

external clock in ER mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

TABLE 17-1: COMPARATOR SPECIFICATIONS

	Operating Conditions: 3.0V < VDD <5.5V, -40°C < TA < +125°C, unless otherwise stated.								
Param No.	Characteristics	Sym	Min	Тур	Max	Units	Comments		
D300	Input offset voltage	VIOFF	-	± 5.0	± 10	mV			
D301	Input common mode voltage*	VICM	0	-	VDD - 1.5	V			
D302	Common Mode Rejection Ratio*	CMRR	55	-	-	db			
300 300A	Response Time ^{(1)*}	TRESP	-	150	400 600	ns ns	16F62X 16LF62X		
301	Comparator Mode Change to Output Valid*	TMC2OV	-	-	10	μs			

^{*} These parameters are characterized but not tested.

Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from VSS to VDD.

TABLE 17-2: VOLTAGE REFERENCE SPECIFICATIONS

	Operating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +125°C, unless otherwise stated.							
Spec No.	Characteristics	Sym	Min	Тур	Max	Units	Comments	
D310	Resolution	VRES	VDD/24	- /	VDD/32	LSb		
D311	Absolute Accuracy	VRAA	-	//	1/4 1/2	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)	
D312	Unit Resistor Value (R)*	VRur	-	2k	- /	Ω	7	
310	Settling Time ^{(1)*}	TSET	- //	-	10	μs		

^{*} These parameters are characterized but not tested.

Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.

Electrónica S.A. de C.V.

17.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

Т				
F	Frequency	Т	Time	
Lowe	reces subscripts (pp) and their magnings:			

Lowercase subscripts (pp) and their meanings:

рр				
ck	CLKOUT	osc	OSC1	
io	I/O port	tO	T0CKI	
mc	MCLR			

Uppercase letters and their meanings:

S			
F	Fall	P	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-Impedance

FIGURE 17-5: LOAD CONDITIONS




TABLE 17-3: DC CHARACTERISTICS: PIC16F62X, PIC16LF62X

DC Charac	teristic	S	Standard	Operating	Conditio	ns (uni	ess otherwise stated)
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Data EEPROM Memory					
D120	Ed	Endurance	1M*	10M	_	E/W	25°C at 5V
D121	Vdrw	VDD for read/write	VMIN	_	5.5	V	VMIN = Minimum operating voltage
D122	Tdew	Erase/Write cycle time		4	8*	ms	
		Program Flash Memory					
D130	Ep	Endurance	1000*	10000	_	E/W	
D131	Vpr	VDD for read	Vmin	_	5.5	V	VMIN = Minimum operating voltage
D132	Vpew	VDD for erase/write	4.5	_	5.5	V	
D133	Tpew	Erase/Write cycle time	_	4	8*	ms	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

17.5 <u>Timing Diagrams and Specifications</u>

FIGURE 17-6: EXTERNAL CLOCK TIMING




TABLE 17-4: EXTERNAL CLOCK TIMING REQUIREMENTS

	Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Fosc	External CLKIN Frequency (Note 1)	DC	_	4	MHz	XT and ER osc mode, VDD=5.0V
				DC	_	20	MHz	HS osc mode
				DC	_	200	kHz	LP osc mode
		/	Oscillator Frequency		-//	4	MHz	ER osc mode, VDD=5.0V
			(Note 1)	0.1	#/	4	MHz	XT osc mode
	//			1	-	20	MHz	HS osc mode
					_	200	kHz	LP osc mode
					4		MHz	INTRC mode (fast)
ı	/				37		kHz	INTRC mode (slow)
4	1	Tosc	External CLKIN Period	250	-		ns	XT and ER osc mode
			(Note 1)	50		_	ns	HS osc mode
				5	_	_	μs	LP osc mode
1			Oscillator Period	250	T A		ns	ER osc mode
1	H' I m	10	(Note 1)	250	⊑ /	10,000	ns	XT osc mode
	200		u viittu	50	4/	1,000	ns	HS osc mode
				5			μs	LP osc mode
					250		ns	INTRC mode (fast)
					27		μs	INTRC mode (slow)
	2	Tcy	Instruction Cycle Time (Note	•	TCY	DC	ns	Tcy = 4/Fosc
ſ	3	TosL,	External CLKIN (OSC1) High	h 100 *	_		ns	XT oscillator, Tosc L/H duty
		TosH	External CLKIN Low					cycle
L	4	INTRC		3.65	4.00	4.28	MHz	VDD = 5.0V
L	5	ER	External Biased ER Frequen	ncy 10kHz		8MHz		VDD = 5.0V

FIGURE 17-7: CLKOUT AND I/O TIMING





TABLE 17-5: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Typ†	Max	Units
10	TosH2ckL	OSC1↑ to CLKOUT↓	16F62X	_	75	200	ns
10A			16LF62X	_	7- ,	400	ns
11	TosH2ckH	OSC1↑ to CLKOUT↑	16F62X	-	75	200	ns
11A			16LF62X	7	_	400	ns
12	TckR	CLKOUT rise time	16F62X		35	100	ns
12A			16LF62X	_	_	200	ns
13	TckF	CLKOUT fall time	16F62X	_	35	100	ns
13A			16LF62X	_		200	ns
14	TckL2ioV	CLKOUT ↓ to Port out valid		_	_	20	ns
15	TioV2ckH	Port in valid before	16F62X	Tosc +200 ns	_		ns
DI	oni	CLKOUT 1	16LF62X	Tosc =400 ns	1	_	ns
16	TckH2iol	Port in hold after CLKOUT ↑	1 7a/I	_0	<u> </u>	7-	ns
17	TosH2ioV	OSC1↑ (Q1 cycle) to	16F62X	-	50	150 *	ns
		Port out valid	16LF62X	_		300	ns
18	TosH2ioI	OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)		100 200		_	ns

FIGURE 17-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING







TABLE 17-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Unit s	Conditions
30	TmcL	MCLR Pulse Width (low)	2000 TBD	— TBD	— TBD	ns ms	VDD = 5V, -40°C to +85°C Extended temperature
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7 TBD	18 TBD	33 TBD	ms ms	VDD = 5V, -40°C to +85°C Extended temperature
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	_	Tosc = OSC1 period
33*	Tpwrt	Power up Timer Period	28 TBD	72 TBD	132 TBD	ms ms	VDD = 5V, -40°C to +85°C
34	Tioz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0	μs	
35	TBOD	Brown-out Detect pulse width	100	_	_	μs	VDD ≤ BVDD (D005)

FIGURE 17-10: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS



Electrónica S.A. de C.V.


TABLE 17-7: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym		Characte	ristic		Min	Тур†	Max	Units	Condi	tions
40*	Tt0H	3			No Prescaler	0.5Tcy + 20		_	ns		
					With Prescaler	10	_		ns		
41*	TtOL	T0CKI Low Pul	se Width		No Prescaler	0.5Tcy + 20	_	_	ns		
					With Prescaler	10	_	_	ns		
42*	Tt0P	T0CKI Period	- //			Greater of:	_	-	ns	N = preso	ale
						<u>Tcy + 40</u>			1	value (2,	4,,
						N				256)	
45*	Tt1H	T1CKI High			No Prescaler	0.5Tcy + 20	_	7	ns		
		Time	Synchron			15	-/	/	ns		
		//			16LF62X	25	7	_	ns		
		///	Asynchro			30	-	_	ns		
		//			16LF62X	50	_	_	ns		
46*	Tt1L	T1CKI Low	Synchror	ous,	No Prescaler	0.5Tcy + 20	_		ns		
		Time	Synchron			15	_	_	ns		
			with Pres	caler	16LF62X	25	_	/-	ns		
		/	Asynchro	nous	16F62X	30	-	_	ns		
					16LF62X	50	7		ns	ĺ	
47*	Tt1P	T1CKI input	Synchron	nous	16F62X	Greater of:	/ _	77	ns	N = preso	ale
		period				<u>Tcy + 40</u>		//		value (1,	2, 4, 8)
						N	1				
					16LF62X	Greater of:	_	_			
						<u>Tcy + 40</u>					
						Ň					
- //			Asynchro			60	_		ns		
					16LF62X	100	_	_	ns		
	Ft1	Timer1 oscillato				DC	_	200	kHz		
		(oscillator enab		_							
48	TCKEZtmr1	Delay from exte	ernal clock	k edge	e to timer	2Tosc	_	7Tos	_		
		increment						С			

^{*} These parameters are characterized but not tested.

†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-11: CAPTURE/COMPARE/PWM TIMINGS



CAPTURE/COMPARE/PWM REQUIREMENTS TABLE 17-8:

Param No.	Sym		Min	Тур†	Max	Units	Conditions				
50*	TccL		No Prescaler			0.5Tcy + 20	_	_	ns		
		input low time		16F62X		10	_	_	ns		
			With Prescaler	16LF62X		20	_	_	ns		
51*	TccH		No Prescaler			0.5Tcy + 20	_	_	ns		
		input high time			16F62X		10	_	_	ns	
			With Prescaler	16LF62X		20	_	-/	ns		
52*	TccP	CCP input perio	CCP input period				1	/	ns	N = prescale value (1,4 or 16)	
53*	TccR	CCP output rise	time	16F62X			10	25	ns	1	
							25	45	ns		
54*	TccF	CCP output fall time		16F62X			10	25	ns		
				16LF62X			25	45	ns		

FIGURE 17-12: TIMERO CLOCK TIMING




TABLE 17-9: TIMERO CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5 Tcy + 20*	_	_	ns	
			With Prescaler	10*	_	_	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5 Tcy + 20*	_	_	ns	
			With Prescaler	10*	_	_	ns	
42	Tt0P	T0CKI Period		Tcy + 40* N			ns	N = prescale value (1, 2, 4,, 256)

^{*} These parameters are characterized but not tested.
†Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

These parameters are characterized but not tested.

Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

18.0 DEVICE CHARACTERIZATION INFORMATION

Not Available at this time.




Electrónica S.A. de C.V.


NOTES:



19.0 PACKAGING INFORMATION


19.1 Package Marking Information





* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Package Type: K04-007 18-Lead Plastic Dual In-line (P) - 300 mil




^{*} Controlling Parameter.

[†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

Package Type: K04-051 18-Lead Plastic Small Outline (SO) - Wide, 300 mil



^{*} Controlling Parameter.

Mold Draft Angle Bottom

12

15

0


0

15

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

Package Type: K04-072 20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm



Units		INCHES		MILLIMETERS*		S*	
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.026			0.65	
Number of Pins	n		20	ļ		20	
Overall Pack. Height	Α	0.068	0.073	0.078	1.73	1.86	1.99
Shoulder Height	A1	0.026	0.036	0.046	0.66	0.91	1.17
Standoff	A2	0.002	0.005	0.008	0.05	0.13	0.21
Molded Package Length	D^{\ddagger}	0.278	0.283	0.289	7.07	7.20	7.33
Molded Package Width	E [‡]	0.205	0.208	0.212	5.20	5.29	5.38
Outside Dimension	E1	0.301	0.306	0.311	7.65	7.78	7.90
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.015	0.020	0.025	0.38	0.51	0.64
Foot Angle	φ	0	4	8	0	4	8
Radius Centerline	L1	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.005	0.007	0.009	0.13	0.18	0.22
Lower Lead Width	B [†]	0.010	0.012	0.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

^{*} Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

www.agelectronica.com PIC16F62X

	INDEX	
	A	
	A/D	
	Special Event Trigger (CCP)	35
	Absolute Maximum Ratings13	
	ADDLW Instruction1	15
	ADDWF Instruction1	15
	ANDLW Instruction1	-
	ANDWF Instruction1	
	Architectural Overview	. 9
	Assembler MPASM Assembler12	25
		25
	В	
	Baud Rate Error	
	Baud Rate Formula	73
	Baud Rates	
	Asynchronous Mode	
	Synchronous Mode	14
	Block Diagram	10
	TIMER04	15
	TMR0/WDT PRESCALER	
	Block Diagrams	
	Comparator I/O Operating Modes	58
	Comparator Output6	60
	RA3:RA0 and RA5 Port Pins	35
	Timer1	
	Timer2	
	USART Receive	
	USART Transmit	
	BRGH bit	
	BSF Instruction	
	BTFSC Instruction	
	BTFSS Instruction	
	С	
	CALL Instruction1	17
	Capture (CCP Module)	
	Block Diagram	
ı	CCP Pin Configuration	
ı	CCPR1H:CCPR1L Registers	
I	Changing Between Capture Prescalers	64
	Software Interrupt	64
	Timer1 Mode Selection	64
	Capture/Compare/PWM (CCP)	
	CCP1	
	CCP1CON Register	
	CCPR1H Register6 CCPR1L Register6	
	CCP2	
	Timer Resources	
	CCP1CON Register	
	CCP1M3:CCP1M0 Bits6	
	CCP1X:CCP1Y Bits	63
	CCP2CON Register	
	CCP2M3:CCP2M0 Bits6	
	CCP2X:CCP2Y Bits	
	Clocking Scheme/Instruction Cycle	
	CLRF Instruction11 CLRW Instruction11	
	CLRWDT Instruction	
	CLRWD1 instruction	
	Code Protection	
	COMF Instruction11	
	Comparator Configuration	
	Comparator Comiguration	

On the second section of the second s	
Comparator Interrupts	61
Comparator Module	
Comparator Operation	59
Comparator Reference	
Compare (CCP Module)	65
Block Diagram	65
CCP Pin Configuration	65
CCPR1H:CCPR1L Registers	65
Software Interrupt	
Special Event Trigger	
Timer1 Mode Selection	65
Configuration Bits	96
Configuring the Voltage Reference	
Crystal Operation	97
D	
DATA	93
Data	93
Data EEPROM Memory	91
EECON1 Register	
EECON2 Register	
Data Memory Organization	
DECF Instruction	118
DECFSZ Instruction	
Development Support	125
E // /	
EECON1	92
Errata	
External Crystal Oscillator Circuit	
G	
AT THE RESERVE TO THE	
General purpose Register FileGOTO Instruction	
	118
•	
I/O Ports	
I/O PortsI/O Programming Considerations	44
I/O Ports	44 112
I/O Ports	44 112 119
I/O Ports	44 112 119
I/O Ports	44 112 119 119
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers	44 112 119 112 26
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining	44 112 119 112 26
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW	44 112 119 112 26 12
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF	44 112 115 112 26 125 115
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDWF	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDLW ANDWF BCF	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDWF ANDWF BCF BSF	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDLW ANDWF BCF	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming. Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDWF ANDWF BCF BSF BTFSC BTFSS	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming. Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDWF ANDWF BCF BSF BTFSC	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming. Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRF CLRW CLRWDT	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming. Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRF CLRW CLRWDT COMF	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming. Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRF CLRW CLRWDT	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction	
I/O Ports I/O Programming Considerations	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRF CLRW CLRWUT COMF DECF DECFSZ GOTO INCF INCFSZ IORLW IORWF MOVF	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRF CLRW CLRWUT COMF DECF DECFSZ GOTO INCF INCFSZ IORLW IORWF MOVF MOVLW	
I/O Ports I/O Programming Considerations ID Locations INCF Instruction INCFSZ Instruction In-Circuit Serial Programming Indirect Addressing, INDF and FSR Registers Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ANDLW ANDWF BCF BSF BTFSC BTFSS CALL CLRF CLRW CLRWUT COMF DECF DECFSZ GOTO INCF INCFSZ IORLW IORWF MOVF	

www.agelectronica.com PIC16F62X

NOP	
ODTION	. 121
OPTION	.121
RETFIE	. 121
RETLW	.121
RETURN	
RLF	
RRF	
SLEEP	
SUBLW	
SUBWF	
SWAPF	
TRIS	. 124
XORLW	.124
XORWF	.124
Instruction Set Summary	
INT Interrupt	
INTCON Register	21
	∠ 1
Interrupt Sources	0.4
Capture Complete (CCP)	
Compare Complete (CCP)	65
TMR2 to PR2 Match (PWM)	66
Interrupts	. 107
Interrupts, Enable Bits	
CCP1 Enable (CCP1IE Bit)	64
Interrupts, Flag Bits	
CCP1 Flag (CCP1IF Bit)64	1 65
IORLW Instruction	110
IORWF Instruction	. 120
K	
KeeLoq® Evaluation and Programming Tools	128
	. 120
M	
Memory Organization	
Data EEPROM Memory	91
MOVF Instruction	
MOVLW Instruction	
MOVWF Instruction	
MPLAB Integrated Development Environment Software .	. 125
N	
NOP Instruction	121
	. 121
OPTION Instruction	121
	. 141
OPTION Register	20
OPTION Register	20
OPTION RegisterOscillator Configurations	20 97
OPTION RegisterOscillator ConfigurationsOscillator Start-up Timer (OST)	20 97 .101
OPTION RegisterOscillator ConfigurationsOscillator Start-up Timer (OST)	20 97 .101
OPTION RegisterOscillator ConfigurationsOscillator Start-up Timer (OST)	20 97 .101
OPTION Register	20 97 . 101 54
OPTION Register	20 97 . 101 54
OPTION Register	20 97 .101 54 .147
OPTION Register	20 97 .101 54 .147 .147
OPTION Register	20 97 .101 54 .147 .147 25
OPTION Register	20 97 .101 54 .147 .147 25 24
OPTION Register	20 97 .101 54 .147 .147 25 24 .127
OPTION Register	20 97 .101 54 .147 .147 25 24 .127 .127
OPTION Register	20 97 .101 54 .147 .147 25 24 .127 .127
OPTION Register	20 97 .101 54 .147 .147 25 24 .127 .127 .127
OPTION Register	20 97 .101 54 .147 25 24 .127 .127 .127 22
OPTION Register	20 97 .101 54 .147 25 24 .127 .127 .127 22
OPTION Register	20 97 .101 54 .147 .147 25 24 .127 .127 .127 22
OPTION Register	20 97 .101 54 .147 25 24 .127 .127 .127 127 22
OPTION Register	20 97 .101 54 25 24 .127 .127 22 1–88 1–88 11
OPTION Register	20 97 .101 54 147 25 24 .127 .127 127 22 1–88 1–88 11
OPTION Register	20 97 .101 54 .147 25 24 .127 .127 .127 22 128 11 23 108
OPTION Register	20 97 .101 54 .147 25 24 .127 .127 .127 22 188 11 23 108 27
OPTION Register	20 97 .101 54 .147 25 24 .127 .127 .127 22 11 23 11 23 108 27

Power-Down Mo	ode (SLEEP)		111
Power-On Rese	t (POR)		101
Power-up Timer	` '		
PR2 Register			
Prescaler Prescaler, Capti			
Prescaler, Time			
PRO MATE® II			
Program Memor			
PROTECTION.			
PWM (CCP Mod	ram		66
	CPR1L Registe		
	requencies/Res		
	gram		
	 PWM Operation		
	R2 Match		
Q			
Q-Clock			66
Quick-Turnarou			
R		,	
RC Oscillator		/	98
READING			
Registers			
Maps			
	6C76		
RCSTA	6C77		14
	am		72
Reset			
RETFIE Instruct			
RETLW Instruct			
RETURN Instruction			
RRF Instruction			
S			
SEEVAL® Evalu	lation and Prod	ramming Syste	m 128
Serialized Quick (SQTP) Devices	i		7
SLEEP Instruction	on		122
Software Simula Special			
Special Feature			
Special Function			
Stack			
Status Register			
SUBLW Instruct			
SUBWF Instruct SWAPF Instruct			
T			
T1CKPS0 bit			5 0
T1CKPS0 bit			
T1CON Registe			
T10SCEN bit			
T1SYNC bit			
T2CKPS0 bit			
T2CKPS1 bit T2CON Registe			
1200N Registe	I		33

Timer0	
TIMER0	
TIMER0 (TMR0) Interrupt	
TIMER0 (TMR0) Module	
TMR0 with External Clock	47
Timer1	05
Special Event Trigger (CCP)	
Timer2	49
PR2 Register	66
TMR2 to PR2 Match Interrupt	
Timers	
Timer1	
Asynchronous Counter Mode	52
Block Diagram	
Capacitor Selection	
External Clock Input	
External Clock Input Timing	
Operation in Timer Mode Oscillator	
Prescaler	
Resetting of Timer1 Registers	
Resetting Timer1 using a CCP Trigger Or	
Synchronized Counter Mode	51
T1CON	
TMR1H	52
TMR1L	52
Timer2	
Block Diagram	
Module	
Postscaler	
Prescaler	
T2CON	55
Timing Diagrams Timer0	1/12
Timer0	
USART Asynchronous Master Transmission	
USART RX Pin Sampling	
USART Synchronous Reception	
USART Synchronous Transmission	85
USART, Asynchronous Reception	81
Timing Diagrams and Specifications	
TMR0 Interrupt	
TMR1CS bit	
	50
TMR2ON bit	
TOUTPS1 bit	
TOUTPS2 bit	
TOUTPS3 bit	
TRIS Instruction	
TRISA	27
TRISB	
TXSTA Register	71
U	
Universal Synchronous Asynchronous Receiver	
Transmitter (USART)	71
Asynchronous Receiver	
Setting Up Reception	
Timing Diagram	81
Asynchronous Receiver Mode	
Block Diagram	
Section	83

USART	
Asynchronous Mode	78
Asynchronous Receiver	
Asynchronous Reception	82
Asynchronous Transmission	79
Asynchronous Transmitter	
Baud Rate Generator (BRG)	73
Sampling	76
Synchronous Master Mode	84
Synchronous Master Reception	86
Synchronous Master Transmission	84
Synchronous Slave Mode	88
Synchronous Slave Reception	88
Synchronous Slave Transmit	88
Transmit Block Diagram	78
V	
Voltage Reference Module	60
Voltage Reference ModuleVRCON Register	60
	00
W	
Watchdog Timer (WDT)	
WRITE	
WRITING	
WWW, On-Line Support	3
X	
XORLW Instruction	124
XORWF Instruction	

S.A. de C.V.



Electrónica S.A. de C.V.

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Érrata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

981103

Trademarks: The Microchip name, logo, PIC, PICmicro, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.



READER RESPONSE


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

10:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	m: Name	
	Company	
	Address	/////
	Telephone: ()	FAX: ()
Appli	lication (optional):	
Woul	uld you like a reply?YN	
Devic	rice: PIC16F62X Literature Number: DS	40300B
Ques	estions:	
1 V	What are the best features of this document?	
	VIIII die die decidenties di une desamination	
7		
2. H	How does this document meet your hardware and softwa	are development needs?
_		
3. D	Do you find the organization of this data sheet easy to fo	llow? If not, why?
	17 4 / 1	CIA I AVIT
4. V	What additions to the data sheet do you think would enh	ance the structure and subject?
	iteen viiteu l	Jame We Core
_		
5. V	What deletions from the data sheet could be made witho	ut affecting the overall usefulness?
_		
6. Is	Is there any incorrect or misleading information (what an	d where)?
_		
_		
7. H	How would you improve this document?	
_		
_		
8. H	How would you improve our software, systems, and silic	on products?
_		
_		

PIC16F62X PRODUCT IDENTIFICATION SYSTEM

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

© 1999 Microchip Technology Inc. Preliminary DS40300B-page 157

NOTES:



www.agelectronica.com

NOTES:



Electrónica S.A. de C.V.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-786-7200 Fax: 480-786-7277 Technical Support: 480-786-7627 Web Address: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350

Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 4570 Westgrove Drive, Suite 160 Addison, TX 75248 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Microchip Technology Inc. Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

Hong Kong

Microchip Asia Pacific Unit 2101, Tower 2 Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong

Tel: 852-2-401-1200 Fax: 852-2-401-3431

Microchip Technology, Beijing Unit 915, 6 Chaoyangmen Bei Dajie Dong Erhuan Road, Dongcheng District New China Hong Kong Manhattan Building Beijing 100027 PRC Tel: 86-10-85282100 Fax: 86-10-85282104

India

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea

Tel: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

ASIA/PACIFIC (continued)

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom Arizona Microchip Technology Ltd.

505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5858 Fax: 44-118 921-5835

Denmark

Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

All rights reserved. © 1999 Microchip Technology Incorporated. Printed in the USA. 11/99



Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infiningement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchips products ac critical components in life support systems is not authorized except with express written approval by Microchip, No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.