www.agelectronica.com www.agelectronica.com



# PIC16F87XA Data Sheet


28/40-pin Enhanced FLASH

Microcontrollers

Electrónica S.A. de C.V.



#### Pin Diagram



#### +

## PIC16F87XA






TABLE 1-3: PIC16F874A/877A PINOUT DESCRIPTION (CONTINUED)

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
						PORTB is a bi-directional I/O port. PORTB can be soft-
			4	Die.	(1)	ware programmed for internal weak pull-up on all inputs.
RB0/INT RB0	33	36	8	I/O	TTL/ST <sup>(1)</sup>	Digital I/O.
INT				1/0		External interrupt.
RB1	34	37	9	I/O	TTL	Digital I/O.
RB2	35	38	10	I/O	TTL	Digital I/O.
RB3/PGM	36	39	11	1,0	TTL	Digital I/O.
RB3	30	39	/ ''	I/O	1112	Digital I/O.
PGM	//			I/O		Low voltage ICSP programming enable pin.
RB4	37	41	14	I/O	TTL	Digital I/O.
RB5	38	42	15	I/O	TTL	Digital I/O.
RB6/PGC	39	43	16		TTL/ST <sup>(2)</sup>	
RB6				I/O		Digital I/O.
PGC				I/O		In-Circuit Debugger and ICSP programming clock.
RB7/PGD	40	44	17		TTL/ST <sup>(2)</sup>	
RB7				I/O		Digital I/O.
PGD				I/O		In-Circuit Debugger and ICSP programming data.
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	15	16	32	1/0	ST	District 1/O
RC0 T1OSO				I/O O		Digital I/O. Timer1 oscillator output.
T1CKI				Ī		Timer1 external clock input.
RC1/T1OSI/CCP2	16	18	35		ST	
RC1				I/O		Digital I/O.
T10SI				I		Timer1 oscillator input.
CCP2				I/O		Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1 RC2	17	19	36	I/O	ST	Digital I/O.
CCP1				1/0		Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	18	20	37	., 0	ST	T TY TY
RC3	Ď.		7	I/O	1	Digital I/O.
SCK	50		0.7	I/O	$N \cdot A$	Synchronous serial clock input/output for SPI mode.
SCL	477	4.4	ALZ I	I/O	Y N dry 1	Synchronous serial clock input/output for I <sup>2</sup> C mode.
RC4/SDI/SDA	23	25	42	.,,	ST	21.11.11.0
RC4 SDI				I/O I		Digital I/O. SPI data in.
SDA				1/0		I <sup>2</sup> C data I/O.
RC5/SDO	24	26	43	,,,	ST	
RC5		20	10	I/O		Digital I/O.
SDO				0		SPI data out.
RC6/TX/CK	25	27	44		ST	
RC6				1/0		Digital I/O.
TX CK				O I/O		USART asynchronous transmit. USART 1 synchronous clock.
RC7/RX/DT	26	29	1	,,,	ST	30/1(1 ) Synomorious clock.
RC7	20	23	'	I/O	]	Digital I/O.
RX				1		USART asynchronous receive.
DT				I/O		USART synchronous data.

Legend: I = input

O = output

I/O = input/output

P = power

— = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1:This buffer is a Schmitt Trigger input when configured as an external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.
- 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).
- 4: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

 $\overline{+}$ 



FIGURE 2-3: PIC16F876A/877A REGISTER FILE MAP

,	File Address	A	File Address	,	File Address		File Addres:
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD <sup>(1)</sup>	08h	TRISD <sup>(1)</sup>	88h		108h		188h
PORTE <sup>(1)</sup>	09h	TRISE <sup>(1)</sup>	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved <sup>(2)</sup>	18Eh
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved <sup>(2)</sup>	18Fh
T1CON	10h		90h		110h	110001100	190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h		95h		115h		195h
CCPR1H	16h		96h		116h		196h
CCP1CON	17h		97h	General	117h	General	197h
RCSTA	18h	TXSTA	98h	Purpose	118h	Purpose Register	198h
TXREG	19h	SPBRG	99h	Register 16 Bytes	119h	16 Bytes	199h
RCREG	1Ah	OI BITO	9Ah	10 Dytoo	11Ah	10 27.00	_19Ah
CCPR2L	1Bh		9Bh	A	11Bh	/Y   1	19Bh
CCPR2H	1Ch	CMCON	9Ch		11Ch	I	19Ch
CCP2CON	1Dh	CVRCON	9Dh		11Dh	13 zo Fa	19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
ADOONO	20h	ADOON			120h		
	2011		A0h		12011		1A0h
General		General		General		General	
Purpose Register		Purpose Register		Purpose Register		Purpose Register	
		80 Bytes		80 Bytes		80 Bytes	4
96 Bytes		,	EFh	,	16Fh		1EFh
		accesses	F0h	accesses	170h	accesses	1F0h
	751	70h-7Fh		70h-7Fh	475-	70h - 7Fh	4
Bank 0	7Fh	Bank 1	FFh	Bank 2	17Fh	Bank 3	1FFh

Unimplemented data memory locations, read as '0'.

+

<sup>\*</sup> Not a physical register.

Note 1: These registers are not implemented on the PIC16F876A.

<sup>2:</sup> These registers are reserved, maintain these registers clear.



#### **TABLE 2-1:** SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:	
Bank 2												
100h <sup>(3)</sup>	INDF		g this locati		ntents of FS	R to address	s data memo	ry		0000 0000	29, 148	
101h	TMR0	Timer0 Mo	odule Regis	ter						xxxx xxxx	53, 148	
102h <sup>(3)</sup>	PCL	Program (	Counter's (F		0000 0000	28, 148						
103h <sup>(3)</sup>	STATUS	IRP	RP1	С	0001 1xxx	20, 148						
104h <sup>(3)</sup>	FSR	Indirect D	ata Memory		xxxx xxxx	29, 148						
105h	_	Unimplem	ented		_	_						
106h	PORTB	PORTB D	ata Latch w		xxxx xxxx	43, 148						
107h	_	Unimplem	ented		_	_						
108h	_	Unimplem	ented							_	_	
109h	_	Unimplem	ented		_	_						
10Ah <sup>(1,3)</sup>	PCLATH	_	-	_	Write Buffe	r for the upp	er 5 bits of th	e Program	Counter	0 0000	28, 148	
10Bh <sup>(3)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	22, 148	
10Ch	EEDATA	EEPROM	Data Regis	ter Low By	te	7/				xxxx xxxx	37, 149	
10Dh	EEADR	EEPROM	Address R	egister Low	Byte			//		xxxx xxxx	37, 149	
10Eh	EEDATH	_	_	EEPROM	Data Registe	er High Byte	7			xx xxxx	37, 149	
10Fh	EEADRH	_	_	_	(5)	EEPROM A	Address Regi	ster High B	yte	xxxx	37, 149	
Bank 3												
180h <sup>(3)</sup>	INDF		g this locati		ntents of FS	R to address	s data memo	ry	-	0000 0000	29, 148	
181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	21, 148	
182h <sup>(3)</sup>	PCL	Program (	Counter (PC	C) Least Sig	gnificant Byte	e				0000 0000	28, 148	
183h <sup>(3)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	20, 148	
184h <sup>(3)</sup>	FSR	Indirect Da	ata Memory	Address P	ointer	•			•	xxxx xxxx	29, 148	
185h	_	Unimplem	ented							_	_	
186h	TRISB	PORTB D	ata Directio	n Register						1111 1111	43, 148	
187h	_	Unimplem	ented							_	_	
188h	_	Unimplem	ented							_	_	
189h	_	Unimplem	ented							_	_	
18Ah <sup>(1,3)</sup>	PCLATH	_	_	Counter	0 0000	28, 148						
18Bh <sup>(3)</sup>	INTCON	GIE	PEIE	RBIF	0000 000x	22, 148						
18Ch	EECON1	EEPGD	_	_	_	WRERR	WREN	WR	RD	x x000	32, 149	
18Dh	EECON2	EEPROM	EPROM Control Register2 (not a physical register)									
18Eh	_	Reserved	maintain cl	ear						0000 0000	_	
18Fh		Reserved	maintain cl	ear						0000 0000	_	
Logond:	x = unknown	·· – unahar	and = 10	ممممه میباد	la an aanditi	on Junim	nlamantad r	20d 20 '0' r	*********			

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.
  - 2: Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.
  - 3: These registers can be addressed from any bank.
  - 4: PORTD, PORTE, TRISD, and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.
  - 5: Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices.



#### 2.2.2.4 PIE1 Register

The PIE1 register contains the individual enable bits for the peripheral interrupts. **Note:** Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

le C.V.

#### REGISTER 2-4: PIE1 REGISTER (ADDRESS 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7					7		bit 0

bit 7 **PSPIE:** Parallel Slave Port Read/Write Interrupt Enable bit<sup>(1)</sup>

1 = Enables the PSP read/write interrupt

0 = Disables the PSP read/write interrupt

Note 1: PSPIE is reserved on PIC16F873A/876A devices; always maintain this bit clear.

bit 6 ADIE: A/D Converter Interrupt Enable bit

1 = Enables the A/D converter interrupt

0 = Disables the A/D converter interrupt

bit 5 RCIE: USART Receive Interrupt Enable bit

1 = Enables the USART receive interrupt

0 = Disables the USART receive interrupt

bit 4 **TXIE**: USART Transmit Interrupt Enable bit

1 = Enables the USART transmit interrupt

0 = Disables the USART transmit interrupt

bit 3 SSPIE: Synchronous Serial Port Interrupt Enable bit

1 = Enables the SSP interrupt

0 = Disables the SSP interrupt

bit 2 **CCP1IE**: CCP1 Interrupt Enable bit

1 = Enables the CCP1 interrupt

0 = Disables the CCP1 interrupt

TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

Legend:

bit 1

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown



#### 2.2.2.8 PCON Register

The Power Control (PCON) Register contains flag bits to allow differentiation between a Power-on Reset (POR), a Brown-out Reset (BOR), a Watchdog Reset (WDT), and an external MCLR Reset.

BOR is unknown on Power-on Reset. It must be set by the user and checked on subsequent RESETS to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a "don't care" and is not predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the configuration word).

#### REGISTER 2-8: PCON REGISTER (ADDRESS 8Eh)

	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-1
	_	_	_	_	_	_	POR	BOR
bi	t 7							bit 0

Note:

bit 7-2 Unimplemented: Read as '0'

bit 1 POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOR: Brown-out Reset Status bit

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Electrónica S.A. de C.V.





## 3.0 DATA EEPROM AND FLASH PROGRAM MEMORY

The Data EEPROM and FLASH Program memory is readable and writable during normal operation (over the full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are six SFRs used to read and write this memory:

- EECON1
- EECON2
- EEDATA
- EEDATH
- EEADR
- EEADRH

When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. These devices have 128 or 256 bytes of data EEPROM (depending on the device), with an address range from 00h to FFh. On devices with 128 bytes, addresses from 80h to FFh are unimplemented and will wrap around to the beginning of data EEPROM memory. When writing to unimplemented locations, the on-chip charge pump will be turned off.

When interfacing the program memory block, the EEDATA and EEDATH registers form a two-byte word that holds the 14-bit data for read/write, and the EEADR and EEADRH registers form a two-byte word that holds the 13-bit address of the program memory location being accessed. These devices have 4 or 8K words of program FLASH with an address range from 0000h to 0FFFh for the PIC16F873A/874A, and 0000h to 1FFFh for the PIC16F876A/877A. Addresses above the range of the respective device will wrap around to the beginning of program memory.

The EEPROM data memory allows single byte read and write. The FLASH program memory allows single word reads and four-word block writes. Program memory write operations automatically perform an erase-before-write on blocks of four words. A byte write in data EEPROM memory automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on chip charge pump, rated to operate over the voltage range of the device for byte or word operations.

When the device is code protected, the CPU may continue to read and write the data EEPROM memory. Depending on the settings of the write protect bits, the device may or may not be able to write certain blocks of the program memory; however, reads of the program memory are allowed. When code protected, the device programmer can no longer access data or program memory; this does NOT inhibit internal reads or writes.

#### 3.1 EEADR and EEADRH

The EEADRH:EEADR register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 8K words of program EEPROM. When selecting a data address value, only the LSByte of the address is written to the EEADR register. When selecting a program address value, the MSByte of the address is written to the EEADRH register and the LSByte is written to the EEADR register.

If the device contains less memory than the full address reach of the address register pair, the Most Significant bits of the registers are not implemented. For example, if the device has 128 bytes of data EEPROM, the Most Significant bit of EEADR is not implemented on access to data EEPROM.

#### 3.2 EECON1 and EECON2 Registers

EECON1 is the control register for memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, as it is when reset, any subsequent operations will operate on the data memory. When set, any subsequent operations will operate on the program memory.

Control bits RD and WR initiate read and write or erase, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write or erase operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write (or erase) operation is interrupted by a MCLR or a WDT Time-out Reset during normal operation. In these situations, following RESET, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATA and EEADR registers.

Interrupt flag bit EEIF in the PIR2 register is set when write is complete. It must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the EEPROM write sequence.

Note: The self-programming mechanism for FLASH program memory has been changed. On previous PIC16F87X devices, FLASH programming was done in single word erase/write cycles. The newer PIC16F87XA devices use a four-word erase/write cycle. See Section 3.6 for more information.

Ψ



## 3.6 Writing to FLASH Program Memory

FLASH program memory may only be written to if the destination address is in a segment of memory that is not write protected, as defined in bits WRT1:WRT0 of the device configuration word (Register 14-1). FLASH program memory must be written in four-word blocks. A block consists of four words with sequential addresses, with a lower boundary defined by an address, where EEADR<1:0> = '00'. At the same time, all block writes to program memory are done as erase-and-write operations. The write operation is edge-aligned, and cannot occur across boundaries.

To write program data, it must first be loaded into the buffer registers (see Figure 3-1). This is accomplished by first writing the destination address to EEADR and EEADRH, and then writing the data to EEDATA and EEDATH. After the address and data have been set up, then the following sequence of events must be executed:

- 1. Set the EEPGD control bit (EECON1<7>)
- Write 55h, then AAh, to EECON2 (FLASH programming sequence)
- 3. Set the WR control bit (EECON1<1>)

All four buffer register locations **MUST** be written to with correct data. If only one, two, or three words are being written to in the block of four words, then a read from the program memory location(s) not being written to must be performed. This takes the data from the program location(s) not being written and loads it into the EEDATA and EEDATH registers. Then the sequence of events to transfer data to the buffer registers must be executed.


To transfer data from the buffer registers to the program memory, the EEADR and EEADRH must point to the last location in the four-word block (EEADR<1:0> = '11'). Then the following sequence of events must be executed:

- Set the EEPGD control bit (EECON1<7>)
- Write 55h, then AAh, to EECON2 (FLASH programming sequence)
- Set control bit WR (EECON1<1>) to begin the write operation

The user must follow the same specific sequence to initiate the write for each word in the program block, writing each program word in sequence (00,01,10,11). When the write is performed on the last word (EEADR<1:0> = '11'), the block of four words are automatically erased, and the contents of the buffer registers are written into the program memory.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase/write operation. The user must place two NOP instructions after the WR bit is set. Since data is being written to buffer registers, the writing of the first three words of the block appears to occur immediately. The processor will halt internal operations for the typical 4 ms, only during the cycle in which the erase takes place (i.e., the last word of the four-word block). This is not SLEEP mode, as the clocks and peripherals will continue to run. After the write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction. If the sequence is performed to any other location, the action is ignored.





www.agelectronica.com



#### **4.0 I/O PORTS**

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PICmicro™ Mid-Range Reference Manual (DS33023).

#### 4.1 PORTA and the TRISA Register

PORTA is a 6-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and the analog VREF input for both the A/D converters and the comparators. The operation of each pin is selected by clearing/setting the appropriate control bits in the ADCON1 and/or CMCON registers.

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.


The comparators are in the Off (digital) state.

The TRISA register controls the direction of the port pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

#### **EXAMPLE 4-1: INITIALIZING PORTA**

```
BCF
        STATUS, RPO
BCF
        STATUS, RP1
                     ; Bank0
CLRF
                      ; Initialize PORTA by
                      ; clearing output
                      ; data latches
BSF
        STATUS, RP0
                     ; Select Bank 1
MOVLW
        0x06
                      ; Configure all pins
MOVWF
        ADCON1
                      ; as digital inputs
MOVLW
        0xCF
                      ; Value used to
                      ; initialize data
                      : direction
MOVWF
        TRISA
                      ; Set RA<3:0> as inputs
                      ; RA<5:4> as outputs
                      ; TRISA<7:6>are always
                      ; read as '0'.
```

## FIGURE 4-1: BLOCK DIAGRAM OF RA3:RA0 PINS





#### TABLE 4-3: PORTB FUNCTIONS

Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3/PGM <sup>(3)</sup>	bit3	TTL	Input/output pin or programming pin in LVP mode. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6/PGC	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change) or In-Circuit Debugger pin. Internal software programmable weak pull-up. Serial programming clock.
RB7/PGD	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change) or In-Circuit Debugger pin. Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

- Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.
  - 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode or In-Circuit Debugger.
  - 3: Low Voltage ICSP Programming (LVP) is enabled by default, which disables the RB3 I/O function. LVP must be disabled to enable RB3 as an I/O pin and allow maximum compatibility to the other 28-pin and 40-pin mid-range devices.

#### TABLE 4-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	PORTB	Data Direc	tion Re	gister		- 4	In		1111 1111/	1111 1111
81h, 181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.



#### 4.5 PORTE and TRISE Register

**Note:** PORTE and TRISE are not implemented on the 28-pin devices.

PORTE has three pins (RE0/RD/AN5, RE1/WR/AN6, and RE2/CS/AN7), which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

The PORTE pins become the I/O control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make certain that the TRISE<2:0> bits are set, and that the pins are configured as digital inputs. Also ensure that ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.


Register 4-1 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. When selected for analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

**Note:** On a Power-on Reset, these pins are configured as analog inputs, and read as '0'.

## FIGURE 4-9: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



#### TABLE 4-9: PORTE FUNCTIONS

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL <sup>(1)</sup>	I/O port pin or read control input in Parallel Slave Port mode or analog input:  RD  1 = Idle 0 = Read operation. Contents of PORTD register are output to PORTD  I/O pins (if chip selected).
RE1/WR/AN6	bit1	SТ/ТТL <sup>(1)</sup>	<ul> <li>I/O port pin or write control input in Parallel Slave Port mode or analog input:</li></ul>
RE2/CS/AN7	bit2	ST/TTL <sup>(1)</sup>	I/O port pin or chip select control input in Parallel Slave Port mode or analog input: $\overline{\text{CS}}$ 1 = Device is not selected  0 = Device is selected

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.



#### 5.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- · 8-bit timer/counter
- · Readable and writable
- · 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Figure 5-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Additional information on the Timer0 module is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

Timer mode is selected by clearing bit T0CS (OPTION\_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit T0CS (OPTION\_REG<5>). In Counter mode, Timer0 will increment either on every rising, or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (OPTION\_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 5.2.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. Section 5.3 details the operation of the prescaler.

#### 5.1 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

#### FIGURE 5-1: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



Ψ



#### 6.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L), which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit, TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- · As a Timer
- As a Counter

bit 2

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit, TMR1ON (T1CON<0>).

Timer1 also has an internal "RESET input". This RESET can be generated by either of the two CCP modules (Section 8.0). Register 6-1 shows the Timer1 control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and these pins read as '0'.

Additional information on timer modules is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

#### REGISTER 6-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	— T1CKPS1		T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	
bit 7							bit 0	

bit 7-6 Unimplemented: Read as '0'

bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value

10 = 1:4 Prescale value

01 = 1:2 Prescale value 00 = 1:1 Prescale value

bit 3 T10SCEN: Timer1 Oscillator Enable Control bit

1 = Oscillator is enabled

0 = Oscillator is shut-off (the oscillator inverter is turned off to eliminate power drain)

T1SYNC: Timer1 External Clock Input Synchronization Control bit

When TMR1CS = 1:

1 = Do not synchronize external clock input

0 = Synchronize external clock input

When TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

bit 1 TMR1CS: Timer1 Clock Source Select bit

1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)

0 = Internal clock (Fosc/4)

bit 0 TMR10N: Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1

Lea	en	ıd٠	
∟cy	CI	ıu.	

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

<del>-</del>



#### 7.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4, or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.


The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

Register 7-1 shows the Timer2 control register.

Additional information on timer modules is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

#### FIGURE 7-1: TIMER2 BLOCK DIAGRAM



#### REGISTER 7-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	TOUTPS	3 TOUTPS	2 TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6-3 TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale 0010 = 1:3 Postscale

• 1111 = 1

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on 0 = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown



#### 8.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as one of the following:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- Every 16th rising edge


The type of event is configured by control bits CCP1M3:CCP1M0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<2>) is set. The interrupt flag must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new value.

#### 8.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

**Note:** If the RC2/CCP1 pin is configured as an output, a write to the port can cause a capture condition.

# FIGURE 8-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



#### 8.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode, or Synchronized Counter mode, for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

#### 8.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

#### 8.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 8-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

## EXAMPLE 8-1: CHANGING BETWEEN CAPTURE PRESCALERS

```
CLRF CCP1CON ; Turn CCP module off
MOVLW NEW_CAPT_PS ; Load the W reg with
; the new prescaler
; move value and CCP ON
MOVWF CCP1CON ; Load CCP1CON with this
; value
```



#### TABLE 8-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PC	e on: DR, DR	all c	e on other SETS
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2	_			_	_	_	_	CCP2IF		0		0
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2	_		-	_	_	_	_	CCP2IE		0		0
87h	TRISC	PORTC D	ata Directio	n Register		•	•	//	-	1111	1111	1111	1111
11h	TMR2	Timer2 M	odule's Reg	ister				/	7/	0000	0000	0000	0000
92h	PR2	Timer2 M	odule's Peri	od Register			- //			1111	1111	1111	1111
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Capture/C	Compare/PV	VM Registe	r1 (LSB)		7/			xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture/C	Compare/PV	VM Register	r1 (MSB)		<i>f</i>	7		xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh	CCPR2L	Capture/C	Capture/Compare/PWM Register2 (LSB)								xxxx	uuuu	uuuu
1Ch	CCPR2H	Capture/C	Capture/Compare/PWM Register2 (MSB)								xxxx	uuuu	uuuu
1Dh	CCP2CON	_	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.







#### REGISTER 9-2: SSPCON: MSSP CONTROL REGISTER1 (SPI MODE) (ADDRESS 14h)

	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0			
	R/W-0										

bit 7 bit 0

bit 7 WCOL: Write Collision Detect bit (Transmit mode only)

1 = The SSPBUF register is written while it is still transmitting the previous word. (Must be cleared in software.)

0 = No collision

bit 6 SSPOV: Receive Overflow Indicator bit

SPI Slave mode:

1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. (Must be cleared in software.)

0 = No overflow

**Note:** In Master mode, the overflow bit is not set, since each new reception (and transmission) is initiated by writing to the SSPBUF register.

bit 5 SSPEN: Synchronous Serial Port Enable bit

1 = Enables serial port and configures SCK, SDO, SDI, and SS as serial port pins

0 = Disables serial port and configures these pins as I/O port pins

**Note:** When enabled, these pins must be properly configured as input or output.

bit 4 CKP: Clock Polarity Select bit

1 = IDLE state for clock is a high level

0 = IDLE state for clock is a low level

bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

0101 = SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin

0100 = SPI Slave mode, clock = SCK pin. SS pin control enabled.

0011 = SPI Master mode, clock = TMR2 output/2

0010 = SPI Master mode, clock = Fosc/64

0001 = SPI Master mode, clock = Fosc/16

0000 = SPI Master mode, clock = Fosc/4

Note: Bit combinations not specifically listed here are either reserved, or implemented in I<sup>2</sup>C mode only.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown



#### 9.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times, as specified in the electrical specifications.

While in SLEEP mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from SLEEP.

## 9.3.7 SLAVE SELECT SYNCHRONIZATION

FIGURE 9-4:


The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON<3:0> = 04h). The pin must not be driven low for the  $\overline{SS}$  pin to function as  $\underline{an}$  input. The Data Latch must be high. When the  $\overline{SS}$  pin is low, transmission and reception  $\underline{are}$  enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high,

the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.

- Note 1: When the SPI is in Slave Mode with SS pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the SS pin is set to VDD.
  - 2: If the SPI is used in Slave Mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to 0. This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.



**SLAVE SYNCHRONIZATION WAVEFORM** 

+

Interrupt Flag

SSPSR to

**SSPBUF** 

Next Q4 cycle

after Q2↓

www.agelectronica.com www.agelectronica.com



#### REGISTER 9-3: SSPSTAT: MSSP STATUS REGISTER (I<sup>2</sup>C MODE) (ADDRESS 94h)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7							bit 0

bit 7 SMP: Slew Rate Control bit

In Master or Slave mode:

1= Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)

0= Slew rate control enabled for high speed mode (400 kHz)

bit 6 **CKE:** SMBus Select bit

In Master or Slave mode:

1 = Enable SMBus specific inputs

0 = Disable SMBus specific inputs

bit 5 D/A: Data/Address bit

In Master mode:

Reserved

In Slave mode:

1 = Indicates that the last byte received or transmitted was data

0 = Indicates that the last byte received or transmitted was address

bit 4 P: STOP bit

1 = Indicates that a STOP bit has been detected last

0 = STOP bit was not detected last

Note: This bit is cleared on RESET and when SSPEN is cleared.

bit 3 S: START bit

1 = Indicates that a START bit has been detected last

0 = START bit was not detected last

**Note:** This bit is cleared on RESET and when SSPEN is cleared.

bit 2 **R/W:** Read/Write bit information (I<sup>2</sup>C mode only)

In Slave mode:

1 = Read

0 = Write

Note: This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next START bit, STOP bit, or not ACK bit.

In Master mode:

1 = Transmit is in progress

0 = Transmit is not in progress

**Note:** ORing this bit with SEN, RSEN, PEN, RCEN, or ACKEN will indicate if the MSSP is in IDLE mode.

bit 1 **UA:** Update Address (10-bit Slave mode only)

1 = Indicates that the user needs to update the address in the SSPADD register

0 = Address does not need to be updated

bit 0 BF: Buffer Full Status bit

In Transmit mode:

1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty

In Receive mode:

1 = Data Transmit in progress (does not include the ACK and STOP bits), SSPBUF is full

0 = Data Transmit complete (does not include the ACK and STOP bits), SSPBUF is empty

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

www.agelectronica.com



### PIC16F87XA

#### 9.4.3.2 Reception

When the  $R/\overline{W}$  bit of the address byte is clear and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low  $(\overline{ACK})$ .

When the address byte overflow condition exists, then the No Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

If SEN is enabled (SSPCON<0>=1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit CKP (SSPCON<4>). See Section 9.4.4 ("Clock Stretching") for more detail.


#### 9.4.3.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low, regardless of SEN (see "Clock Stretching", Section 9.4.4, for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/ SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 9-9).

The  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not  $\overline{ACK}$ ), then the data transfer is complete. In this case, when the  $\overline{ACK}$  is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the START bit. If the SDA line was low ( $\overline{ACK}$ ), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.






<del>-</del>

ф

<del>-</del>

## PIC16F87XA



<del>ф</del>



#### 9.4.7 BAUD RATE GENERATOR

In I<sup>2</sup>C Master mode, the baud rate generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 9-17). When a write occurs to SSPBUF, the baud rate generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TCY) on the Q2 and Q4 clocks. In I<sup>2</sup>C Master mode, the BRG is reloaded automatically.

Once the given operation is complete, (i.e. transmission of the last data bit is followed by  $\overline{ACK}$ ), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 15-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

#### FIGURE 9-17: BAUD RATE GENERATOR BLOCK DIAGRAM




TABLE 9-3: I<sup>2</sup>C CLOCK RATE W/BRG

FcY	FcY*2	BRG VALUE	FSCL (2 rollovers of BRG)
10 MHz	20 MHz	19h	400 kHz <sup>(1)</sup>
10 MHz	20 MHz	20h	312.5 kHz
10 MHz	20 MHz	3Fh	100 kHz
4 MHz	8 MHz	0Ah	400 kHz <sup>(1)</sup>
4 MHz	8 MHz	0Dh	308 kHz
4 MHz	8 MHz	28h	100 kHz
1 MHz	2 MHz	03h	333 kHz <sup>(1)</sup>
1 MHz	2 MHz	0Ah	100 kHz
1 MHz	2 MHz	00h	1 MHz <sup>(1)</sup>

**Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.



## 9.4.10 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the buffer full flag bit, BF, and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter #106). SCL is held low for one baud rate generator rollover count (TBRG). Data should be valid before SCL is released high (see Data setup time specification parameter #107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurred or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 9-21).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL, until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 9.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

#### 9.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress, (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

#### 9.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge  $(\overline{ACK}=0)$ , and is set when the slave does Not Acknowledge  $(\overline{ACK}=1)$ . A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

#### 9.4.11 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

**Note:** The MSSP Module must be in an IDLE state before the RCEN bit is set, or the RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the baud rate generator is suspended from counting, holding SCL low. The MSSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception, by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

#### 9.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

#### 9.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

#### 9.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).



#### 9.4.14 SLEEP OPERATION

While in SLEEP mode, the I<sup>2</sup>C module can receive addresses or data, and when an address match or complete byte transfer occurs, wake the processor from SLEEP (if the MSSP interrupt is enabled).

#### 9.4.15 EFFECT OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

#### 9.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is IDLE, with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration, to see if the signal level is at the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A START Condition
- A Repeated START Condition
- An Acknowledge Condition

#### 9.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF, and reset the I<sup>2</sup>C port to its IDLE state (Figure 9-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine, and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a START condition.


If a START, Repeated START, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine, and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a START condition.

The Master will continue to monitor the SDA and SCL pins. If a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of START and STOP conditions allows the determination of when the bus is free. Control of the I<sup>2</sup>C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is IDLE and the S and P bits are cleared.








## 9.4.17.3 Bus Collision During a STOP Condition

Bus collision occurs during a STOP condition if:


- After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 9-31). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 9-32).











## 10.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 10-1 shows the formula for computation of the baud rate for different USART modes which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 10-1. From this, the error in baud rate can be determined.

It may be advantageous to use the high baud rate (BRGH = 1), even for slower baud clocks. This is because the Fosc/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

#### 10.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 10-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	N/A

X = value in SPBRG (0 to 255)

#### TABLE 10-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
98h	TXSTA	CSRC	SRC TX9 TXEN SYNC — BRGH TRMT TX9D							0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
99h	SPBRG	Baud Ra	te Genera	ator Regis	0000 0000	0000 0000					

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.





## 10.2.2 USART ASYNCHRONOUS RECEIVER


The receiver block diagram is shown in Figure 10-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter, operating at x16 times the baud rate; whereas, the main receive serial shifter operates at the bit rate or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/ disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit, which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a two deep FIFO). It

is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG register is still full, the overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, and no further data will be received. It is therefore, essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a STOP bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG will load bits RX9D and FERR with new values, therefore, it is essential for the user to read the RCSTA register before reading the RCREG register in order not to lose the old FERR and RX9D information.

#### FIGURE 10-4: USART RECEIVE BLOCK DIAGRAM



**Advance Information** 



#### 10.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

## 10.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 10-6. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 10-9). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 10-10). This is advantageous when slow baud rates are selected, since the BRG is kept in RESET when bits TXEN, CREN and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally, when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to hiimpedance. If either bit CREN or bit SREN is set during a transmission, the transmission is aborted and the DT pin reverts to a hi-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic, however, is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting, since bit TXEN is still set. The DT line will immediately switch from hiimpedance Receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- Initialize the SPBRG register for the appropriate baud rate (Section 10.1).
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- Enable the transmission by setting bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

·



#### TABLE 10-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		all c	e on other SETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	x000	0000	000x
19h	TXREG	USART Tr	ansmit Re	egister					7/	0000	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000	-010
99h	SPBRG	Baud Rate	aud Rate Generator Register									0000	0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

## 10.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode. Bit SREN is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Electrónica

When setting up a Synchronous Slave Reception, follow these steps:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- If 9-bit reception is desired, set bit RX9.
- To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

#### TABLE 10-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		all o	e on other SETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	R0IF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	0000	000x
1Ah	RCREG	USART R	eceive R	egister						0000	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000	-010
99h	SPBRG	Baud Rate	e Genera	tor Registe	er					0000	0000	0000	0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices, always maintain these bits clear.



The ADRESH:ADRESL registers contain the 10-bit result of the A/D conversion. When the A/D conversion is complete, the result is loaded into this A/D result register pair, the GO/DONE bit (ADCON0<2>) is cleared and the A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 11-1.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs.


To determine sample time, see Section 11.1. After this acquisition time has elapsed, the A/D conversion can be started.

These steps should be followed for doing an A/D Conversion:

- 1. Configure the A/D module:
  - Configure analog pins/voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)

- 2. Configure A/D interrupt (if desired):
  - · Clear ADIF bit
  - Set ADIE bit
  - · Set PEIE bit
  - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared (with interrupts enabled); OR
  - Waiting for the A/D interrupt
- 6. Read A/D result register pair (ADRESH:ADRESL), clear bit ADIF, if required.
- For the next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD.

#### FIGURE 11-1: A/D BLOCK DIAGRAM





#### 11.5 A/D Operation During SLEEP

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To allow the conversion to occur during SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

#### 11.6 Effects of a RESET

Note:

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off, and any conversion is aborted. All A/D input pins are configured as analog inputs.

The value that is in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

TABLE 11-2: REGISTERS/BITS ASSOCIATED WITH A/D

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on MCLR, WDT
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	CIE TXIE SSPIE CCP1IE TMR2IE TMR1IE						0000 0000
1Eh	ADRESH	A/D Result	t Register	Register High Byte							uuuu uuuu
9Eh	ADRESL	A/D Result	t Register	Low Byte		Υ ,			- 1	xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON	0000 00-0	0000 00-0
9Fh	ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
85h	TRISA	_	_	PORTA D	ata Direction	Register		-	_	11 1111	11 1111
05h	PORTA	_	-	PORTA D	ORTA Data Latch when written: PORTA pins when read						0u 0000
89h <sup>(1)</sup>	TRISE	IBF	OBF	IBOV	IBOV PSPMODE — PORTE Data Direction bits					0000 -111	0000 -111
09h <sup>(1)</sup>	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers are not available on 28-pin devices.




#### 12.2 Comparator Operation

A single comparator is shown in Figure 12-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 12-2 represent the uncertainty due to input offsets and response time.

#### 12.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator operating mode. The analog signal present at VIN— is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 12-2).

FIGURE 12-2: SINGLE COMPARATOR



#### 12.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same, or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSS and VDD, and can be applied to either pin of the comparator(s).

#### 12.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 13.0 contains a detailed description of the Comparator Voltage Reference Module that provides this signal. The internal reference signal is used when comparators are in mode CM<2:0> = 110 (Figure 12-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

#### 12.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Section 17.0).

#### 12.5 Comparator Outputs

The comparator outputs are read through the CMCON Register. These bits are read only. The comparator outputs may also be directly output to the RA4 and RA5 I/O pins. When enabled, multiplexors in the output path of the RA4 and RA5 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 12-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/disable for the RA4 and RA5 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<4:5>).

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input, according to the Schmitt Trigger input specification.
  - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.
  - **3:** RA4 is an open collector I/O pin. When used as an output, a pull-up resistor is required.

<del>-</del>



#### **COMPARATOR VOLTAGE** REFERENCE MODULE

The Comparator Voltage Reference Generator is a 16-tap resistor ladder network that provides a fixed voltage reference when the comparators are in mode 110. A programmable register controls the function of the reference generator. Register 13-1 lists the bit functions of the CVRCON register.

As shown in Figure 13-1, the resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The comparator reference

bit 6

supply voltage (also referred to as CVRSRC) comes directly from VDD. It should be noted, however, that the voltage at the top of the ladder is CVRSRC - VSAT, where VSAT is the saturation voltage of the power switch transistor. This reference will only be as accurate as the values of CVRSRC and VSAT.

The output of the reference generator may be connected to the RA2/AN2/VREF-/CVREF pin. This can be used as a simple D/A function by the user, if a very high impedance load is used. The primary purpose of this function is to provide a test path for testing the reference generator function.

#### REGISTER 13-1: CVRCON CONTROL REGISTER (ADDRESS 9Dh)

ď	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0
	bit 7					/		bit 0

bit 0

bit 7 **CVREN**: Comparator Voltage Reference Enable bit

1 = CVREF circuit powered on

CVREF circuit powered down

CVROE: Comparator VREF Output Enable bit

CVREF voltage level is output on RA2/AN2/VREF-/CVREF pin

CVREF voltage level is disconnected from RA2/AN2/VREF-/CVREF pin

bit 5 CVRR: Comparator VREF Range Selection bit

1 = 0 to 0.75 CVRSRC, with CVRSRC/24 step size

0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size

bit 4 Unimplemented: Read as '0'

bit 3-0 **CVR3:CVR0:** Comparator VREF Value Selection bits 0 ≤ VR3:VR0 ≤ 15

When CVRR = 1:

 $CVREF = (VR < 3:0 > /24) \bullet (CVRSRC)$ 

When CVRR = 0:

CVREF = 1/4 • (CVRSRC) + (VR3:VR0/32) • (CVRSRC)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown



#### 14.2 Oscillator Configurations

#### 14.2.1 OSCILLATOR TYPES


The PIC16F87XA can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

# 14.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 14-1). The PIC16F87XA oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 14-2).

FIGURE 14-1: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP
OSC CONFIGURATION)



Note 1: See Table 14-1 and Table 14-2 for recommended values of C1 and C2.

- **2:** A series resistor (*R*<sub>s</sub>) may be required for AT strip cut crystals.
- 3: RF varies with the crystal chosen.

# FIGURE 14-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 14-1: CERAMIC RESONATORS

Ranges Tested:			
Mode	Freq.	OSC1	OSC2
XT	455 kHz 2.0 MHz 4.0 MHz	68 - 100 pF 15 - 68 pF 15 - 68 pF	68 - 100 pF 15 - 68 pF 15 - 68 pF
HS	8.0 MHz 16.0 MHz	10 - 68 <del>pF</del> 10 - 22 pF	10 - 68 pF 10 - 22 pF
These values are for design guidance only. See notes following Table 14-2.			
Resonators Used:			
455 kHz	Panasonic E	FO-A455K04B	± 0.3%
2.0 MHz	Murata Erie CSA2.00MG ± 0.5%		
4.0 MHz Murata Erie CSA4.00MG ± 0.5%			
8.0 MH2 Murata Erie CSA8.00MT ± 0.5%			
16.0 MHZ Murata Erie CSA16.00MX ± 0.5%			
Altresonators used did not have built-in capacitors.			
D.S.			7



# 14.10 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON, has up to two bits depending upon the device.

Bit0 is the Brown-out Reset Status bit, BOR. The BOR bit is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if it has been cleared, indicating that a BOR has

occurred. When the Brown-out Reset is disabled, the state of the  $\overline{BOR}$  bit is unpredictable and is, therefore, not valid at any time.

Bit1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 14-3: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Power	-up	Brown-out	Wake-up from
Oscillator Configuration	PWRTE = 0	PWRTE = 1	Brown-out	SLEEP
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc
RC	72 ms		72 ms	_

#### TABLE 14-4: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	ТО	PD	
0	х	1	1	Power-on Reset
0	х	0	х	Illegal, TO is set on POR
0	х	х	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

Legend: x = don't care, u = unchanged

### TABLE 14-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 luuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 1uuu	u0
Interrupt wake-up from SLEEP	PC + 1 <sup>(1)</sup>	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

**Note 1:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

·



#### 14.11 Interrupts

The PIC16F87XA family has up to 15 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.


The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt, and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers, PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers, PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.


For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, PEIE bit, or GIE bit.



+







- Note 1: XT, HS or LP oscillator mode assumed.
  - 2: Tost = 1024Tosc (drawing not to scale) This delay will not be there for RC osc mode.
  - 3: GIE = '1' assumed. In this case, after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
  - 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

### 14.15 In-Circuit Debugger

When the DEBUG bit in the configuration word is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB® ICD. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 14-8 shows which features are consumed by the background debugger.

TABLE 14-8: DEBUGGER RESOURCES

I/O pins	RB6, RB7
Stack	1 level
Program Memory	Address 0000h must be NOP
	Last 100h words
Data Memory	0x070 (0x0F0, 0x170, 0x1F0) 0x1EB - 0x1EF

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip, or one of the third party development tool companies.

# 14.16 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

#### 14.17 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the 4 Least Significant bits of the ID location are used.

Т



### 15.2 Instruction Descriptions

ADDLW	Add Literal and W	
Syntax:	[label] ADDLW k	
Operands:	$0 \le k \le 255$	
Operation:	$(W) + k \rightarrow (W)$	
Status Affected:	C, DC, Z	
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.	

ADDWF	Add W and f	y .
Syntax:	[label] ADDWF f	,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(W) + (f) $\rightarrow$ (destination	on)
Status Affected:	C, DC, Z	
Description:	Add the contents of th with register 'f'. If 'd' is is stored in the W reg 1, the result is stored register 'f'.	0, the result ister. If 'd' is

ANDLW	AND Literal with W
Syntax:	[label] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) $\rightarrow$ (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

ANDWF	AND W with f	
Syntax:	[ label ] ANDWF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(W) .AND. (f) $\rightarrow$ (destination)	
Status Affected:	Z	
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.	

BCF	Bit Clear f
Syntax:	[ label ] BCF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$0 \rightarrow (f {<} b {>})$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BSF	Bit Set f
Syntax:	[ label ] BSF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

рігоо	bit lest i, skip ii set
Syntax:	[ label ] BTFSS f,b
Operands:	0 ≤ f ≤ 127 0 ≤ b < 7
Operation:	skip if $(f < b >) = 1$
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2Tcy instruction.

BTFSC	Bit Test, Skip if Clear
Syntax:	[ label ] BTFSC f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	skip if $(f < b >) = 0$
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed.  If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction.



SLEEP Syntax:

# PIC16F87XA

RLF	Rotate Left f through Carry
Syntax:	[ label ] RLF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	See description below
Status Affected:	C
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.

Operands:	None
Operation:	00h → WDT, 0 → WDT prescaler, 1 → $\overline{TO}$ , 0 → $\overline{PD}$
Status Affected:	TO, PD
Description:	The power-down status bit, $\overline{PD}$ is cleared. Time-out status bit, $\overline{TO}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.
SUBLW	Subtract W from Literal

[label] SLEEP

RETURN	Return from Subroutine
Syntax:	[ label ] RETURN
Operands:	None
Operation:	$TOS \rightarrow PC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle
	instruction.

SUBLW	Subtract W fro	om Literal
Syntax:	[ label ] SUBL	.W k
Operands:	$0 \le k \le 255$	
Operation:	$k - (W) \rightarrow (W)$	
Status Affected:	C, DC, Z	
Description:	complement m	is subtracted (2's ethod) from the 'k'. The result is V register.

RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
	Design (

SUBWF	Subtract W from f
Syntax:	[ label ] SUBWF f,d
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	(f) - (W) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.



#### 16.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PICmicro MCUs and can be used to develop for this and other PICmicro microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming™ protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in realtime.

#### 16.9 **PRO MATE II Universal Device Programmer**

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PICmicro devices. It can also set code protection in this mode.

### 16.10 PICSTART Plus Entry Level **Development Programmer**

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PICmicro devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

#### 16.11 PICDEM 1 Low Cost PICmicro **Demonstration Board**

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

#### 16.12 PICDEM 2 Low Cost PIC16CXX **Demonstration Board**

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I<sup>2</sup>C<sup>™</sup> bus and separate headers for connection to an LCD module and a keypad.



#### **ELECTRICAL CHARACTERISTICS**

#### **Absolute Maximum Ratings †**

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR. and RA4)	-0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	()-0.3 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Voltage on MCLR with respect to Vss (Note 2)  Voltage on RA4 with respect to Vss  Total power dissipation (Note 1)	0 to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, lik (VI < 0 or VI > VDD)	± 20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)  Maximum output current sunk by any I/O pin.	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sunk by PORTC and PORTD (combined) (Note 3)	200 mA
Maximum current sourced by PORTC and PORTD (combined) (Note 3)	
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\Sigma$ IOH} + $\Sigma$ {(VDD - VOH)	$) \times IOH + \sum (VOI \times IOL)$

- - 2: Voltage spikes below Vss at the  $\overline{MCLR}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 $\Omega$  should be used when applying a "low" level to the  $\overline{MCLR}$  pin, rather than pulling this pin directly to Vss.
  - 3: PORTD and PORTE are not implemented on PIC16F873A/876A devices.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



#### 17.1 **DC Characteristics:** PIC16F873A/874A/876A/877A (Industrial) PIC16LF873A/874A/876A/877A (Industrial) (Continued)

PIC16LF873A/874A/876A/877A (Industrial)			Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial				
PIC16F87	Standard Operating Conditions (unless otherwise states) Operating temperature -40°C ≤ TA ≤ +85°C for industrial						
Param No.	Symbol	Characteristic/ Device	Min	Тур†	Max	Units	Conditions
	IPD	Power-down Current <sup>(3,5)</sup>					
D020		16LF87XA		7.5	30	μA ,	\(\forall \) \(\f
D020		16F87XA	-	10.5	42	<u>\$</u>	₩ 24.0V, WDT enabled, 40°C to +85°C
D021		16LF87XA		0.9	5	JIA .	VDD = 3.0V, WDT disabled, 0°C to +70°C
D021		16F87XA	-	1.5	(16)	μA	VDD = 4.0V, WDT disabled, -40°C to +85°C
D021A		16LF87XA		<b>(9.9</b> )	5	μΑ	VDD = 3.0V, WDT disabled, -40°C to +85°C
D021A		16F87XA	1)	1.5	→ 19	μΑ	VDD = 4.0V, WDT disabled, -40°C to +85°C
D023	ΔIBOR	Brown-out Reset Current <sup>(6)</sup>		> 85	200	μΑ	BOR enabled, VDD = 5.0V

Legend: Rows with standard voltage device data only are shaded for improved readability.

Data in "Typ" column is at 5V,25% unless otherwise stated. These parameters are for design guidance only, and are not tested.

Note 1: This is the limit to which YDD can be lowered without losing RAM data.

2: The supply current is making a) function of the operating voltage and frequency. Other factors, such as I/O pin loading, switching rate, oseflator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCDR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- For RC esc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- $\mathrm{Time}$ 1 $\!\!\!/$  oscillator (when enabled) adds approximately 20  $\mu$ A to the specification. This value is from characterization and is for design guidance only. This is not tested.
- ጙ፝፝፝፞፞፞ዿ $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
  - When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

**Advance Information** 



#### 17.3 **Timing Parameter Symbology**

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS (I<sup>2</sup>C specifications only) 3. Tcc:st 2. TppS (I<sup>2</sup>C specifications only) 4. Ts

	T					
	F	Frequency	Т	Time		
_	Lowercas	e letters (nn) and their meanings:			7/	

Lowercase letters (pp) and their meanings:

рр			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	<del>CS</del>	rw	RD or WR
di	SDI	SC	SCK SS
do	SDO	SS	SS
dt	Data in	t0	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR


Uppercase letters and their meanings:

	o lottoro diria tiron riroanniga	12			
S			//		
F	Fall		Р	Period	
Н	High		R	Rise	
1	Invalid (Hi-impedance)		V	Valid	
L	Low		Z	Hi-impedance	
I <sup>2</sup> C only					
AA	output access		High	High	
BUF	Bus free		Low	Low	

Tcc:st (I<sup>2</sup>C specifications only)

	CC				
÷	HD	Hold	100	SU	Setup
J	ST				
Ļ	DAT	DATA input hold	. 7	STO	STOP condition
1	STA	START condition	~		uc Ciri


#### **FIGURE 17-3: LOAD CONDITIONS**



Note: PORTD and PORTE are not implemented on PIC16F873A/876A devices.



#### FIGURE 17-8: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS



### TABLE 17-6: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Symbol		Characteristic		Min	Typ†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse	Width	No Prescaler (	0.5 TCY + 20	_	_	ns	Must also meet
				With Prescaler	<u> </u>	_	_	ns	parameter 42
41*	41* Tt0L T0CKI Low Pulse Width		No Prescaler	0.5Tcy + 20	_	_	_	Must also meet	
				With Prescaler	10	_	_	ns	parameter 42
42*	42* Tt0P T0CKI Period		No Rrescater	Tcy + 40	_	_	ns		
			_ <	With Prescaler	Greater of:	_	_	ns	N = prescale value
					20 or <u>Tcy + 40</u> N				(2, 4,, 256)
45*	Tt1H	T1CKI High Time	Synchronous, Pro	ododlar 4	0.5Tcy + 20		- 4	ns	Must also meet
45	IUD.	I ICKI High Time	, / /		0.5 ICY + 20	<del>-</del>			parameter 47
æ			Synchronous, Prescaler = 2,4,8 Asynchronous	Standard( <b>F</b> ) Extended( <b>LF</b> )	25			ns	parameter 47
	474			Standard( <b>F</b> )	30	_			
				Extended( <b>LF</b> )	50		_	ns ns	
46*	Tt1L	T1CKI Low Time	Synchronous, Prescaler = 1		0.5Tcy + 20				Must also meet
40	ILIL	TICK! LOW TIME	Synchronous,	Standard( <b>F</b> )	15				parameter 47
				Extended( <b>LF</b> )	25			ns	
				Standard( <b>F</b> )	30			ns	
				Extended( <b>LF</b> )	50		_	ns	
47*	Tt1P	TYCKI input period	Synchronous	Standard( <b>F</b> )	Greater of: 30 OR <u>TCY + 40</u> N	_	_	ns	N = prescale value (1, 2, 4, 8)
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \				Extended( <b>LF</b> )	Greater of: 50 OR <u>TCY + 40</u> N				N = prescale value (1, 2, 4, 8)
	$\nearrow$		Asynchronous	Standard(F)	60	_	_	ns	
\'\				Extended( <b>LF</b> )	100	_	_	ns	
	Ft1		r1 Oscillator Input Frequency Ra llator enabled by setting bit T1OS		DC		200	kHz	
48	TCKEZtmr1	Delay from externa	al clock edge to tin	ner increment	2Tosc	_	7Tosc	_	

These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### +

# PIC16F87XA

FIGURE 17-13: SPI SLAVE MODE TIMING (CKE = 0)






FIGURE 17-14: SPI SLAVE MODE TIMING (CKE = 1)





#### FIGURE 17-17: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




### TABLE 17-12: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Character	ristic	Min	Typt	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	Standard(F)		-	80	ns	
		Clock high to data out valid	Extended( <b>LF</b> )	7	<i>/</i>	100	ns	
121	Tckrf	Clock out rise time and fall time	Standard(F)	-	_	45	ns	
_//		(Master mode)	Extended( <b>LF</b> )(	_	_	50	ns	
122	Tdtrf	Data out rise time and fall time	Standard(F)	_	_	45	ns	
//			Extended(LF)	_		50	ns	

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 17-18: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



### TABLE 17-13; USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before CK↓ (DT setup time)	15	1	_	ns	
126	TckL2dtl	Data hold after CK↓ (DT hold time)	15	_	_	ns	

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

4

www.agelectronica.com

### +

# PIC16F87XA

# 18.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Graphs are not available at this time.




Electrónica S.A. de C.V.



### 40-Lead Plastic Dual In-line (P) - 600 mil (PDIP)





<sup>\*</sup> Controlling Parameter § Significant Characteristic

Notes


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-011 Drawing No. C04-016





### 28-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)



Molded Package Thickness         A2         .088         .091         .094         2.           Standoff §         A1         .004         .008         .012         0.           Overall Width         E         .394         .407         .420         10	MILLIMETERS			
Pitch         P         .050           Overall Height         A         .093         .099         .104         2.           Molded Package Thickness         A2         .088         .091         .094         2.           Standoff §         A1         .004         .008         .012         0.           Overall Width         E         .394         .407         .420         10           Molded Package Width         E1         .288         .295         .299         7.	NOM	MAX		
Overall Height         A         .093         .099         .104         2           Molded Package Thickness         A2         .088         .091         .094         2           Standoff §         A1         .004         .008         .012         0           Overall Width         E         .394         .407         .420         10           Molded Package Width         E1         .288         .295         .299         7	28			
Molded Package Thickness         A2         .088         .091         .094         2.           Standoff §         A1         .004         .008         .012         0.           Overall Width         E         .394         .407         .420         10           Molded Package Width         E1         .288         .295         .299         7.	1.27			
Standoff §         A1         .004         .008         .012         0           Overall Width         E         .394         .407         .420         10           Molded Package Width         E1         .288         .295         .299         7	2.50	2.64		
Overall Width         E         .394         .407         .420         10           Molded Package Width         E1         .288         .295         .299         7.	24 2.31	2.39		
Molded Package Width E1 .288 .295 .299 7.	10 0.20	0.30		
· · · · · · · · · · · · · · · · · · ·	01 10.34	10.67		
Overall Length D .695 .704 .712 17.	7.49	7.59		
	65 17.87	18.08		
Chamfer Distance h .010 .020 .029 0.	25 0.50	0.74		
Foot Length L .016 .033 .050 0	41 0.84	1.27		
Foot Angle Top φ 0 4 8	0 4	8		
Lead Thickness         c         .009         .011         .013         0.	0.28	0.33		
Lead Width B .014 .017 .020 0.	36 0.42	0.51		
Mold Draft Angle Top $\alpha$ 0 12 15	0 12	15		
Mold Draft Angle Bottom $\beta$ 0 12 15	0 12	15		

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-052

<sup>\*</sup> Controlling Parameter § Significant Characteristic



#### APPENDIX A: REVISION HISTORY

Version	Date	Revision Description
A	11/2001	Original revision. The devices presented are enhanced versions of the PIC16F87X microcontrollers discussed in the "PIC16F87X Data Sheet" (DS30292).

### APPENDIX B: DEVICE

The differences between the devices in this data sheet are listed in Table B-1.

**DIFFERENCES** 

#### TABLE B-1: DIFFERENCES BETWEEN DEVICES IN THE PIC16F87XA FAMILY

	PIC16F873A	PIC16F874A	PIC16F876A	PIC16F877A
FLASH Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	192	192	368	368
EEPROM Data Memory (bytes)	128	128	256	256
Interrupts	14	15	14	15
I/O Ports	Ports A,B,C	Ports A,B,C,D,E	Ports A,B,C	Ports A,B,C,D,E
Serial Communications	MSSP, USART	MSSP, USART	MSSP, USART	MSSP, USART
Parallel Slave Port	no	yes	no	yes
10-bit Analog-to-Digital Module	5 input channels	8 input channels	5 input channels	8 input channels
Packages	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin PLCC 44-pin QFP	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin PLCC 44-pin QFP



<del>-</del>



General Call Address Support	92
Master Mode	93
Operation	
Repeated START Timing	
Master Mode Reception	
Master Mode START Condition	
Master Mode Transmission	99
Multi-Master Communication, Bus Collision	100
and ArbitrationMulti-Master Mode	
Read/Write Bit Information (R/W Bit)	92 93
Serial Clock (RC3/SCK/SCL)	83
Slave Mode	
Addressing	
Reception	
Transmission	
SLEEP Operation	103
STOP Condition Timing	102
ICEPIC In-Circuit Emulator	
ID Locations	
In-Circuit Debugger	
Resources	
In-Circuit Serial Programming (ICSP)	
INDF Desistes	
INDF Register	
Indirect Addressing FSR Register	
Instruction Format	
Instruction Set	
ADDLW	
ADDWF	
ANDLW	
ANDWF	159
BCF	159
BSF	159
BTFSC	
BTFSS	
CALL	
CLRF	
CLRWCLRWDT	
COMF	
DECF	160
DECFSZ	
GOTO	
INCF	161
INCFSZ	161
IORLW	161
IORWF	161
MOVF	_
MOVLW	
MOVWF	_
NOP	
RETFIE RETLW	
RETURN	
RLF	
RRF	
SLEEP	
SUBLW	
SUBWF	
SWAPF	164
XORLW	
XORWF	
Summary Table	158

INT Interrupt (RB0/INT). See Interrupt Sources.
INTCON 19
INTCON Register
GIE Bit
INTE Bit
INTF Bit
PEIE Bit
RBIE Bit
RBIF Bit22, 42 TMR0IE Bit
TMR0IF Bit
Inter-Integrated Circuit. See I <sup>2</sup> C.
Internal Reference Signal
Internal Sampling Switch (Rss) Impedance
Interrupt Sources141, 151
Interrupt-on-Change (RB7:RB4)
RB0/INT Pin, External9, 11, 152
TMR0 Overflow
USART Receive/Transmit Complete
Interrupts
Bus Collision Interrupt
Synchronous Serial Port Interrupt
Interrupts, Context Saving During
Interrupts, Enable Bits
Global Interrupt Enable (GIE Bit)22, 151
Interrupt-on-Change (RB7:RB4) Enable
(RBIE Bit)22, 152
Peripheral Interrupt Enable (PEIE Bit)
RB0/INT Enable (INTE Bit)22
TMR0 Overflow Enable (TMR0IE Bit)
Interrupts, Flag Bits
Interrupt-on-Change (RB7:RB4) Flag
(RBIF Bit)22, 42, 152
(RBIF Bit)22, 42, 152 RB0/INT Flag (INTF Bit)22
(RBIF Bit)22, 42, 152
(RBIF Bit)22, 42, 152 RB0/INT Flag (INTF Bit)22
(RBIF Bit)
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152
(RBIF Bit)
(RBIF Bit)
(RBIF Bit)
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         KEELOQ Evaluation and Programming Tools       168         L         Loading of PC       28         Low Voltage ICSP Programming       156
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         KEELOQ Evaluation and Programming Tools       168         L         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         KEELOQ Evaluation and Programming Tools       168         L         Loading of PC       28         Low Voltage ICSP Programming       156
(RBIF Bit)
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         KEELOQ Evaluation and Programming Tools       168         L         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         KEELOQ Evaluation and Programming Tools       168         L         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         KEELOQ Evaluation and Programming Tools       168         L         Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         KEELOQ Evaluation and Programming Tools       168         L       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MASTER Synchronous Serial Port (MSSP)       See MSSP         Master Synchronous Serial Port. See MSSP       MCLR         MCLR       146
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         KEELOQ Evaluation and Programming Tools       168         L       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MASTER Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR       146         MCLR       146         MCLR       146         MCLR       146         MCLR/VPP       10
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         KEELOQ Evaluation and Programming Tools       168         L       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR       146         MCLR       146         MCLR/VPP       10         Memory Organization       13
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR       146         MCLR/VPP       10         Memory Organization       13         Data EEPROM Memory       31
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       Loading of PC         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR MCLR/VPP       10         Memory Organization       13         Data EEPROM Memory       31         Data Memory       14
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         KEELOQ Evaluation and Programming Tools       168         L       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR/VPP       10         Memory Organization       13         Data EEPROM Memory       31         Data Memory       14         FLASH Program Memory       31
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         KEELOQ Evaluation and Programming Tools       168         L       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR/VPP       10         Memory Organization       13         Data EEPROM Memory       31         Program Memory       31         Program Memory       31         Program Memory       13
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K       K         KEELOQ Evaluation and Programming Tools       168         L       Loading of PC         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR/VPP       10         Memory Organization       13         Data EEPROM Memory       31         Data Memory       31         Program Memory       31         MPLAB C17 and MPLAB C18 C Compilers       165
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         K       KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR/VPP       10         Memory Organization       13         Data EEPROM Memory       31         Data Memory       31         Program Memory       31         Program Memory       31         MPLAB C17 and MPLAB C18 C Compilers       165         MPLAB ICD In-Circuit Debugger       167
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         K       KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       146         MCLR/VPP       10         Memory Organization       13         Data EEPROM Memory       31         Data Memory       31         Program Memory       31         Program Memory       31         MPLAB C17 and MPLAB C18 C Compilers       165         MPLAB ICE High Performance Universal In-Circuit
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         K       KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       MCLR         MCLR       146         MCLR/VPP       10         Memory Organization       13         Data EEPROM Memory       31         Program Memory       31         Program Memory       31         MPLAB C17 and MPLAB C18 C Compilers       165         MPLAB ICE High Performance Universal In-Circuit       Emulator with MPLAB IDE       166
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         K       KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       MCLR         MCLR
(RBIF Bit)       22, 42, 152         RB0/INT Flag (INTF Bit)       22         TMR0 Overflow Flag (TMR0IF Bit)       22, 152         K         K       KEELOQ Evaluation and Programming Tools       168         L       Loading of PC       28         Low Voltage ICSP Programming       156         Low Voltage In-Circuit Serial Programming       141         M       Master Clear (MCLR)       8         MCLR Reset, Normal Operation       145, 147, 148         MCLR Reset, SLEEP       145, 147, 148         Master Synchronous Serial Port (MSSP).       See MSSP.         Master Synchronous Serial Port. See MSSP       MCLR         MCLR       146         MCLR/VPP       10         Memory Organization       13         Data EEPROM Memory       31         Program Memory       31         Program Memory       31         MPLAB C17 and MPLAB C18 C Compilers       165         MPLAB ICE High Performance Universal In-Circuit       Emulator with MPLAB IDE       166



īmi	ng Diagrams	103
	A/D Conversion	
	Acknowledge Sequence	
	Asynchronous Master Transmission	114
	Asynchronous Master Transmission	
	(Back to Back)	
	Asynchronous Reception	116
	Asynchronous Reception with	
	Address Byte Frist	118
	Asynchronous Reception with	
	Address Detect	118
	Baud Rate Generator with Clock Arbitration	
	BRG Reset Due to SDA Arbitration During	90
		10E
	START Condition	
	Brown-out Reset	182
	Bus Collision During a Repeated START	
	Condition (Case 1)	106
	Bus Collision During Repeated START	
	Condition (Case 2)	106
	Bus Collision During START Condition	
	(SCL = 0)	105
	Bus Collision During START Condition	
	(SDA Only)	104
		104
	Bus Collision During STOP Condition	407
	(Case 1)	107
	Bus Collision During STOP Condition	
	(Case 2)	
	Capture/Compare/PWM (CCP1 and CCP2)	184
	CLKOUT and I/O	181
	Clock Synchronization	
	First START Bit Timing	97
	I <sup>2</sup> C Bus Data	180
	I <sup>2</sup> C Bus START/STOP Bits	100
		188
	I <sup>2</sup> C Master Mode (Reception,	
	7-bit Address)	101
	I <sup>2</sup> C Master Mode (Transmission, 7 or	
	10-bit Address)	100
	I <sup>2</sup> C Slave Mode Timing (Transmission,	
	10-bit Address)	87
	I <sup>2</sup> C Slave Mode Timing (Transmission	
	I <sup>2</sup> C Slave Mode Timing (Transmission, 7-bit Address)	85
	I <sup>2</sup> C Slave Mode Timing SEN = 1 (Reception,	00
	1 C Slave Wode Tilling SEN = 1 (Neception,	01
	10-bit Address)	9 1
	I <sup>2</sup> C Slave Mode Timing with SEN = 0	
	(Reception, 10-bit Address)	86
	I <sup>2</sup> C Slave Mode Timing with SEN = 0	
	(Reception, 7-bit Address)	84
	I <sup>2</sup> C Slave Mode Timing with SEN = 1	
	(Reception, 7-bit Address)	90
	Parallel Slave Port (PSP)	
	Read Waveforms	50
	Write Waveforms	
		50
	Parallel Slave Port Timing	
	(PIC16F874A/877A Only)	
	Power-up Timer	
	Repeat START Condition	
	RESET	182
	Slave Mode General Call Address Sequence	
	(7 or 10-bit Address Mode)	92
	Slave Synchronization	75
	Slow Rise Time (MCLR Tied to VDD via	
	RC Network)	150
	SPI Master Mode (CKE = 0, SMP = 0)	100
	SPI Mode Timing (Master Mode)	
	SPI Mode Timing (Slave Mode with CKE = 0)	/6

,	10
SPI Slave Mode (CKE = 0)	187
SPI Slave Mode (CKE = 1)	187
Start-up Timer	
STOP Condition Receive or Transmit Mode	
Synchronous Reception (Master Mode, SREN)	
Synchronous Reception (Master Mode, SREN)	400
Synchronous Transmission	
Synchronous Transmission (Through TXEN)	120
Time-out Sequence on Power-up	
(MCLR Not Tied to VDD)	
Case 1	150
Case 2	150
Time-out Sequence on Power-up (MCLR Tied	to
VDD via RC Network)	149
Timer0	
Timer1	
USART Synchronous Receive (Master/Slave)	191
USART Synchronous Transmission	
(Master/Slave)	191
Wake-up from SLEEP via Interrupt	155
Watchdog Timer	182
TMR0	
TMR0 Register	
TMR1CS bit	
TMR1H	
TMR1H Register	
TMR1L	
TMR1L Register	
TMR1ON bit	55
TMR2	19
TMR2 Register	17
TMR2ON bit	
TMRO Register	
TOUTPS0 bit	
TOUTPS1 bit	
TOUTPS2 bit	
TOUTPS3 bit	
TRISA Register	
TRISB Register	18
TRISC Register	18
TRISD Register	18
TRISE Register	
IBF Bit	48
IBOV Bit	
OBF Bit	
PSPMODE Bit	
TXREG	
TXREG Register	
TXSTA Register	18
BRGH Bit	109
CSRC Bit	109
SYNC Bit	
TRMT Bit	
TX9 Bit	
TX9D Bit	
TXEN Bit	



#### PIC16F87XA PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>x</u> T	<u>/XX</u>	XXX		Exa	mples:
Device	Temperature Range	Package	Patterr	1	a) b)	PIC16F87 package, PIC16LF8 package,
Device	PIC16F87XA <sup>(1)</sup> , PIC16LF87XA <sup>(1)</sup>	PIC16F87XA , PIC16LF87	xT <sup>(2)</sup> ; V <sub>DD</sub> rar XAT <sup>(2)</sup> ; V <sub>DD</sub>	nge 4.0V to 5.5V range 2.0V to 5.5V	c)	PIC16F87 package,
Temperature Range	I = -40°C	C to +85°C	(Industrial)			
Package	PT = TQFF SO = SOIC	y plastic DIP	Flatpack)		Note	1: F LF 2: T
					-	-

- PIC16F873A I/P 301 = Industrial temp., PDIP package, normal VDD limits, QTP pattern #301.
- PIC16LF876A I/SO = Industrial temp., SOIC package, Extended VDD limits.
- c) PIC16F877A I/P = Industrial temp., PDIP package, 10MHz, normal VDD limits.

Note 1: F = CMOS FLASH
 LF = Low Power CMOS FLASH
 2: T = in tape and reel - SOIC, PLCC,
 TQFP packages only.

#### **Sales and Support**

#### **Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.