

PIC16F627A/628A/648A Data Sheet

Flash-Based, 8-Bit CMOS

Microcontrollers with nanoWatt Technology

Electrónica S.A. de C.V.

 $[\]ensuremath{\textcircled{}^{\circ}}$ 2007 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, PS logo, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

DS40044F-page ii



18-pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

High-Performance RISC CPU:

- Operating speeds from DC 20 MHz
- Interrupt capability
- 8-level deep hardware stack
- Direct, Indirect and Relative Addressing modes
- 35 single-word instructions:
 - All instructions single cycle except branches

Special Microcontroller Features:

- Internal and external oscillator options:
 - Precision internal 4 MHz oscillator factory calibrated to $\pm 1\%$
 - Low-power internal 48 kHz oscillator
 - External Oscillator support for crystals and resonators
- Power-saving Sleep mode
- Programmable weak pull-ups on PORTB
- Multiplexed Master Clear/Input-pin
- Watchdog Timer with independent oscillator for reliable operation
- Low-voltage programming
- In-Circuit Serial Programming[™] (via two pins)
- Programmable code protection
- Brown-out Reset
- Power-on Reset
- Power-up Timer and Oscillator Start-up Timer
- Wide operating voltage range (2.0-5.5V)
- Industrial and extended temperature range
- High-Endurance Flash/EEPROM cell:
 - 100,000 write Flash endurance
 - 1,000,000 write EEPROM endurance
 - 40 year data retention

Low-Power Features:

- Standby Current:
- 100 nA @ 2.0V, typical
- Operating Current:
 - 12 μA @ 32 kHz, 2.0V, typical
 - 120 μA @ 1 MHz, 2.0V, typical
- Watchdog Timer Current:
- 1 μA @ 2.0V, typical
- Timer1 Oscillator Current:
 - 1.2 μA @ 32 kHz, 2.0V, typical
- Dual-speed Internal Oscillator:
 - Run-time selectable between 4 MHz and 48 kHz
 - 4 µs wake-up from Sleep, 3.0V, typical

Peripheral Features:

- 16 I/O pins with individual direction control
- High current sink/source for direct LED drive
- Analog comparator module with:
 - Two analog comparators
 - Programmable on-chip voltage reference (VREF) module
 - Selectable internal or external reference
 - Comparator outputs are externally accessible
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler
- Timer1: 16-bit timer/counter with external crystal/ clock capability
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM module:
 - 16-bit Capture/Compare
 - 10-bit PWM
- Addressable Universal Synchronous/Asynchronous Receiver/Transmitter USART/SCI


Device	Program Memory	Data Memory				USART	Comparators	Timers	
	Flash (words)	SRAM (bytes)	EEPROM (bytes)	1/0	(PWM)	USARI	Comparators	8/16-bit	
PIC16F627A	1024	224	128	16	1	Y	2	2/1	
PIC16F628A	2048	224	128	16	1	Y	2	2/1	
PIC16F648A	4096	256	256	16	1	Y	2	2/1	

© 2007 Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A

Pin Diagrams



^{© 2007} Microchip Technology Inc.

Table of Contents

1.0 General Description	5
2.0 PIC16F627A/628A/648A Device Varieties	7
3.0 Architectural Overview	9
4.0 Memory Organization	. 15
5.0 I/O Ports	. 31
6.0 Timer0 Module	. 45
7.0 Timer1 Module	. 48
8.0 Timer2 Module	. 52
9.0 Capture/Compare/PWM (CCP) Module	. 55
10.0 Comparator Module	
11.0 Voltage Reference Module	
12.0 Universal Synchronous Asynchronous Receiver Transmitter (USART) Module	. 71
13.0 Data EEPROM Memory	
14.0 Special Features of the CPU	. 95
15.0 Instruction Set Summary	
16.0 Development Support	
17.0 Electrical Specifications	
18.0 DC and AC Characteristics Graphs and Tables	
19.0 Packaging Information	
Appendix A: Revision History	
Appendix B: Device Differences	
Appendix C: Device Migrations - PIC16C63/65A/73A/74A> PIC16C63A/65B/73B/74B	
Appendix D: Migration from Baseline to Mid-Range Devices	
The Microchip Web Site	
Customer Change Notification Service	
Customer Support	
Reader Response	
Product Identification System	175

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

- To determine if an errata sheet exists for a particular device, please check with one of the following:
- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

www.agelectronica.com

PIC16F627A/628A/648A

NOTES:



Electrónica S.A. de C.V.

DS40044F-page 4

© 2007 Microchip Technology Inc.

www.agelectronica.com

www.agelectronica.com

1.0 GENERAL DESCRIPTION

The PIC16F627A/628A/648A are 18-pin Flash-based members of the versatile PIC16F627A/628A/648A family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC[®] microcontrollers employ an advanced RISC architecture. The PIC16F627A/628A/648A have enhanced core features, an eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two-stage instruction pipeline allows all instructions to execute in a single-cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available, complemented by a large register set.

PIC16F627A/628A/648A microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

PIC16F627A/628A/648A devices have integrated features to reduce external components, thus reducing system cost, enhancing system reliability and reducing power consumption.

The PIC16F627A/628A/648A has 8 oscillator configurations. The single-pin RC oscillator provides a low-cost solution. The LP oscillator minimizes power consumption, XT is a standard crystal, and INTOSC is a self-contained precision two-speed internal oscillator.

The HS mode is for High-Speed crystals. The EC mode is for an external clock source.

The Sleep (Power-down) mode offers power savings. Users can wake-up the chip from Sleep through several external interrupts, internal interrupts and Resets.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lockup.

Table 1-1 shows the features of the PIC16F627A/628A/ 648A mid-range microcontroller family.

A simplified block diagram of the PIC16F627A/628A/ 648A is shown in Figure 3-1.

The PIC16F627A/628A/648A series fits in applications ranging from battery chargers to low power remote sensors. The Flash technology makes customizing application programs (detection levels, pulse generation, timers, etc.) extremely fast and convenient. The small footprint packages makes this microcontroller series ideal for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16F627A/628A/648A very versatile.

1.1 Development Support

The PIC16F627A/628A/648A family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low cost in-circuit debugger, a low cost development programmer and a full-featured programmer. A Third Party "C" compiler support tool is also available.

TABLE 1-1:	PIC16F627A/628A/648A FAMILY OF DEVICES
$IADEE I^{-}I.$	

		PIC16F627A	PIC16F628A	PIC16F648A	PIC16LF627A	PIC16LF628A	PIC16LF648A
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
200	Flash Program Memory (words)	1024	2048	4096	1024	2048	4096
Memory	RAM Data Memory (bytes)	224	224	256	224	224	256
	EEPROM Data Memory (bytes)	128	128	256	128	128	256
	Timer module(s)	TMR0, TMR1, TMR2	TMR0, TMR1 TMR2				
	Comparator(s)	2	2	2	2	2	2
Peripherals	Capture/Compare/ PWM modules	1	1	1	1	1	1
	Serial Communications	USART	USART	USART	USART	USART	USART
	Internal Voltage Reference	Yes	Yes	Yes	Yes	Yes	Yes
	Interrupt Sources	10	10	10	10	10	10
	I/O Pins	16	16	16	16	16	16
Features	Voltage Range (Volts)	3.0-5.5	3.0-5.5	3.0-5.5	2.0-5.5	2.0-5.5	2.0-5.5
	Brown-out Reset	Yes	Yes	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SOIC, 20-pin SSOP, 28-pin QFN					

All PIC[®] family devices have Power-on Reset, selectable Watchdog Timer, selectable code-protect and high I/O current capability. All PIC16F627A/628A/648A family devices use serial programming with clock pin RB6 and data pin RB7.

© 2007 Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A

NOTES:



Electrónica S.A. de C.V.

DS40044F-page 6

© 2007 Microchip Technology Inc.

www.agelectronica.com

www.agelectronica.com

2.0 PIC16F627A/628A/648A DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16F627A/628A/648A Product Identification System, at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

2.1 Flash Devices

Flash devices can be erased and re-programmed electrically. This allows the same device to be used for prototype development, pilot programs and production.

A further advantage of the electrically erasable Flash is that it can be erased and reprogrammed in-circuit, or by device programmers, such as Microchip's PICSTART[®] Plus or PRO MATE[®] II programmers.

2.2 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are standard Flash devices, but with all program locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

Serialized Quick-Turnaround-Production (SQTPSM) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry-code, password or ID number.



S.A. de C.V.

2.3

^{© 2007} Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A

NOTES:



Electrónica S.A. de C.V.

DS40044F-page 8

© 2007 Microchip Technology Inc.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16F627A/628A/648A family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16F627A/628A/648A uses a Harvard architecture in which program and data are accessed from separate memories using separate busses. This improves bandwidth over traditional Von Neumann architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single-word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single-cycle (200 ns @ 20 MHz) except for program branches.

Table 3-1 lists device memory sizes (Flash, Data and EEPROM).

TABLE 3-1: DEVICE MEMORY LIST

Device	Flash Program	RAM Data	EEPRON Data
PIC16F627A	1024 x 14	224 x 8	128 x 8
PIC16F628A	2048 x 14	224 x 8	128 x 8
PIC16F648A	4096 x 14	256 x 8	256 x 8
PIC16LF627A	1024 x 14	224 x 8	128 x 8
PIC16LF628A	2048 x 14	224 x 8	128 x 8
PIC16LF648A	4096 x 14	_256 x 8	256 x 8

The PIC16F627A/628A/648A can directly or indirectly address its register files or data memory. All Special Function Registers (SFR), including the program counter, are mapped in the data memory. The PIC16F627A/628A/648A have an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation, on any register, using any addressing mode. This symmetrical nature and lack of 'special optimal situations' makes programming with the PIC16F627A/628A/648A simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16F627A/628A/648A devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the Status Register. The C and DC bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, and a description of the device pins in Table 3-2.


Two types of data memory are provided on the PIC16F627A/628A/648A devices. Nonvolatile EEPROM data memory is provided for long term storage of data, such as calibration values, look-up table data, and any other data which may require periodic updating in the field. These data types are not lost when power is removed. The other data memory provided is regular RAM data memory. Regular RAM data memory is provided for temporary storage of data during normal operation. Data is lost when power is removed.

^{© 2007} Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A





Name	Function	Input Type	Output Type	Description
RA0/AN0	RA0	ST	CMOS	Bidirectional I/O port
	AN0	AN		Analog comparator input
RA1/AN1	RA1	ST	CMOS	Bidirectional I/O port
	AN1	AN		Analog comparator input
RA2/AN2/VREF	RA2	ST	CMOS	Bidirectional I/O port
	AN2	AN		Analog comparator input
	VREF		AN	VREF output
RA3/AN3/CMP1	RA3	ST	CMOS	Bidirectional I/O port
	AN3	AN	—	Analog comparator input
	CMP1	—	CMOS	Comparator 1 output
RA4/T0CKI/CMP2	RA4	ST	OD	Bidirectional I/O port
	TOCKI	ST	_	Timer0 clock input
	CMP2	—	OD	Comparator 2 output
RA5/MCLR/Vpp	RA5	ST	_	Input port
	MCLR	ST	-	Master clear. When configured as MCLR, th pin is an active low Reset to the device. Voltage on MCLR/VPP must not exceed VDI during normal device operation.
	VPP	—	-//	Programming voltage input
RA6/OSC2/CLKOUT	RA6	ST	CMOS	Bidirectional I/O port
	OSC2	—	XTAL	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
	CLKOUT	_	CMOS	In RC/INTOSC mode, OSC2 pin can output CLKOUT, which has 1/4 the frequency of OSC1.
RA7/OSC1/CLKIN	RA7	ST	CMOS	Bidirectional I/O port
Hootma	OSC1	XTAL	12 /	Oscillator crystal input
heere a	CLKIN	ST	1 Tal	External clock source input. RC biasing pin.
RB0/INT	RB0	TTL	CMOS	Bidirectional I/O port. Can be software programmed for internal weak pull-up.
	INT	ST	—	External interrupt
RB1/RX/DT	RB1	TTL	CMOS	Bidirectional I/O port. Can be software programmed for internal weak pull-up.
	RX	ST		USART receive pin
	DT	ST	CMOS	Synchronous data I/O
RB2/TX/CK	RB2	TTL	CMOS	Bidirectional I/O port. Can be software programmed for internal weak pull-up.
	TX	—	CMOS	USART transmit pin
	СК	ST	CMOS	Synchronous clock I/O
RB3/CCP1	RB3	TTL	CMOS	Bidirectional I/O port. Can be software programmed for internal weak pull-up.
	CCP1	ST	CMOS	Capture/Compare/PWM I/O
			MOS Output	P = Power

TABLE 3-2: PIC16F627A/628A/648A PINOUT DESCRIPTION

 $\ensuremath{\textcircled{}^{\odot}}$ 2007 Microchip Technology Inc.

www.agelectronica.com

DS40044F-page 11

Name	Function	Input Type	Output Type	Description		
RB4/PGM RB4		TTL	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.		
	PGM	ST	_	Low-voltage programming input pin. When low-voltage programming is enabled, the interrupt-on-pin change and weak pull-up resistor are disabled.		
RB5	RB5	TTL	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.		
RB6/T1OSO/T1CKI/PGC RB6		TTL CMOS		Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.		
	T1OSO	in π	XTAL	Timer1 oscillator output		
	T1CKI	ST	_	Timer1 clock input		
	PGC	ST	—	ICSP™ programming clock		
RB7/T1OSI/PGD	RB7	TTL	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.		
	T1OSI	XTAL	—	Timer1 oscillator input		
	PGD	S⊤	CMOS	ICSP data I/O		
Vss	Vss	Power	_ //	Ground reference for logic and I/O pins		
VDD	Vdd	Power	- //	Positive supply for logic and I/O pins		
Legend: O = Output 			MOS Output oput open Drain Outp	P = Power ST = Schmitt Trigger Input AN = Analog		

TABLE 3-2: PIC16F627A/628A/648A PINOUT DESCRIPTION (CONTINUED)

Electrónica S.A. de C.V.

DS40044F-page 12

 $\ensuremath{\textcircled{}^{\odot}}$ 2007 Microchip Technology Inc.

3.1 Clocking Scheme/Instruction Cycle


The clock input (RA7/OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the Program Counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

^{© 2007} Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A

NOTES:



Electrónica S.A. de C.V.


DS40044F-page 14

 $\ensuremath{\textcircled{}^{\circ}}$ 2007 Microchip Technology Inc.

4.0 MEMORY ORGANIZATION

4.1 Program Memory Organization

The PIC16F627A/628A/648A has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h-03FFh) for the PIC16F627A, 2K x 14 (0000h-07FFh) for the PIC16F628A and 4K x 14 (0000h-0FFFh) for the PIC16F648A are physically implemented. Accessing a location above these boundaries will cause a wraparound within the first 1K x 14 space (PIC16F627A), 2K x 14 space (PIC16F628A) or 4K x 14 space (PIC16F648A). The Reset vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1).



4.2 Data Memory Organization

The data memory (Figure 4-2 and Figure 4-3) is partitioned into four banks, which contain the General Purpose Registers (GPRs) and the Special Function Registers (SFRs). The SFRs are located in the first 32 locations of each bank. There are General Purpose Registers implemented as static RAM in each bank. Table 4-1 lists the General Purpose Register available in each of the four banks.

TABLE 4-1:	GENERAL PURPOSE STATIC
	RAM REGISTERS

	PIC16F627A/628A	PIC16F648A
Bank0	20-7Fh	20-7Fh
Bank1	A0h-FF	A0h-FF
Bank2	120h-14Fh, 170h-17Fh	120h-17 Fh
Bank3	1F0h-1FFh	1F0h-1FFh

Addresses F0h-FFh, 170h-17Fh and 1F0h-1FFh are implemented as common RAM and mapped back to addresses 70h-7Fh.

Table 4-2 lists how to access the four banks of registers via the Status register bits RP1 and RP0.


TABLE 4-2:	ACCESS TO BAN	IKS OF
	REGISTERS	

E	Bank	RP1	RP0				
	0	0	0				
	1	0	1				
	2	1	0				
	3	1	1				
4.2.1 GENERAL PURPOSE REGISTER							

GENERAL PURPOSE REGISTER


The register file is organized as 224×8 in the PIC16F627A/628A and 256×8 in the PIC16F648A. Each is accessed either directly or indirectly through the File Select Register (FSR), See **Section 4.4** "Indirect Addressing, INDF and FSR Registers".

© 2007 Microchip Technology Inc.



www.agelectronica.com PIC16F627A/628A/648A

FIGURE 4-3: DATA MEMORY MAP OF THE PIC16F648A



^{© 2007} Microchip Technology Inc.

4.2.2 SPECIAL FUNCTION REGISTERS

The SFRs are registers used by the CPU and Peripheral functions for controlling the desired operation of the device (Table 4-3). These registers are static RAM.

The special registers can be classified into two sets (core and peripheral). The SFRs associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset ⁽¹⁾	Details on Page
Bank 0				11		1				1	
00h	INDF	Addressi	ng this locatio	on uses conte	ents of FSR t	o a <mark>ddress da</mark>	ta memory (not a physic	al register)	XXXX XXXX	28
01h	TMR0	Timer0 N	Iodule's Regi	ster						XXXX XXXX	45
02h	PCL	Program	Counter's (P	C) Least Sig	nificant Byte					0000 0000	28
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	22
04h	FSR	Indirect [Data Memory	Address Poi	nter					XXXX XXXX	28
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx 0000	31
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	36
07h	- /	Unimpler	nented				11		1 1	1 -	_
08h	-	Unimpler	nented							—	—
09h	1-	Unimpler	nented			6	de la compañía de la	. P		_	—
0Ah	PCLATH			—	Write Buffer	for upper 5 l	oits of Progra	am Counter		0 0000	28
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	24
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	0000 -000	26
0Dh		Unimpler	nented							—	—
0Eh	TMR1L	Holding F	Register for th	ie Least Sigr	ificant Byte o	of the 16-bit T	MR1 Regist	ter		XXXX XXXX	48
0Fh	TMR1H	Holding F	Register for th	ie Most Sign	ificant Byte o	f the 16-bit T	MR1 Registe	er		xxxx xxxx	48
10h	T1CON	—	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	48
11h	TMR2	TMR2 M	odule's Regis	ter		and the second			-	0000 0000	52
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR20N	T2CKPS1	T2CKPS0	-000 0000	52
13h		Unimpler	mented					- 17.	<u>192</u>		. Ha
14h		Unimpler	mented								
15h	CCPR1L	Capture/	Compare/PW	M Register (LSB)					xxxx xxxx	55
16h	CCPR1H	Capture/	Compare/PW	M Register (MSB)					xxxx xxxx	55
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	55
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	72
19h	TXREG	USART 1	Fransmit Data	Register						0000 0000	77
1Ah	RCREG	USART F	Receive Data	Register						0000 0000	80
1Bh	-	Unimpler	nented							-	—
1Ch	-	Unimpler	nented							-	—
1Dh	-	Unimpler	nented							-	—
1Eh	-	Unimpler	nented					_		-	—
1Fh	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	61

TABLE 4-3:	SPECIAL REGISTERS SUMMARY BANKO

Legend: -= Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Note 1: For the initialization condition for registers tables, refer to Table 14-6 and Table 14-7.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset ⁽¹⁾	Details on Page
Bank 1											
80h	INDF	Addressing register)	g this location	uses conter	nts of FSR to	o address da	ata memory	(not a physic	al	XXXX XXXX	28
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	23
82h	PCL	Program C	Counter's (PC)	Least Signi	ficant Byte					0000 0000	28
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	22
84h	FSR	Indirect Da	direct Data Memory Address Pointer								
85h	TRISA	TRISA7	TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 1							1111 1111	31
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	36
87h	_	Unimplem	ented						, d		-
88h	_	Unimplem	ented						1	—	_
89h	_	Unimplem	ented							—	
8Ah	PCLATH		Write Buffer for upper 5 bits of Program Counter							0 0000	28
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	24
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	000 -000	25
8Dh	—	Unimplem	ented	-				Sec.		—	
8Eh	PCON	1/-	_	_	_	OSCF	/	POR	BOR	1-0x	27
8Fh	-//	Unimplem	ented					1	1	_	—
90h	- All	Unimplem	ented	-			11	1	1	_	-
91h	14	Unimplem	ented			1	1			—	_
92h	PR2	Timer2 Pe	riod Register			11		7	K	1111 1111	52
93h	—	Unimplem	ented							—	_
94h	-/	Unimplem	ented				1			—	_
95h	4	Unimplem	ented				24				_
96h	/ -	Unimplem	ented			9				—	_
97h	_	Unimplem	ented							—	_
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	71
99h	SPBRG	Baud Rate	Generator Re	egister						0000 0000	73
9Ah	EEDATA	EEPROM	Data Register							XXXX XXXX	89
9Bh	EEADR	EEPROM	Address Regi	ster		61	A			xxxx xxxx	90
9Ch	EECON1		41			WRERR	WREN	WR	RD	x000	90
9Dh	EECON2	EEPROM	Control Regist	er 2 (not a j	ohysical reg	ister)				المنتق بكري	90
9Eh	-	Unimplem	ented							-	_
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	67

TABLE 4-4: SPECIAL FUNCTION REGISTERS SUMMARY BANK1

Legend: - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Note 1: For the initialization condition for registers tables, refer to Table 14-6 and Table 14-7.

 \circledast 2007 Microchip Technology Inc.

www.agelectronica.com PIC16F627A/628A/648A

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset ⁽¹⁾	Details on Page
Bank 2											
100h	INDF	Addressing	g this location	uses conter	nts of FSR t	o address d	ata memory	(not a physi	cal register)	XXXX XXXX	28
101h	TMR0	Timer0 Mo	dule's Registe	er						XXXX XXXX	45
102h	PCL	Program C	counter's (PC)	Least Sign	ificant Byte					0000 0000	28
103h	STATUS	IRP	RP1	0001 1xxx	22						
104h	FSR	Indirect Da	ta Memory Ad	dress Poin	ter	•			•	xxxx xxxx	28
105h	_	Unimpleme	ented							_	—
106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	36
107h	_	Unimpleme	ented	di se	and the second		•	•		-	- 10
108h		Unimpleme	ented	H		1				14	_
109h		Unimpleme	ented			4				// _	_
10Ah	PCLATH	_	-//	_	Write	Buffer for u	pper 5 bits o	f Program C	ounter	0 0000	28
10Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	24
10Ch	_	Unimpleme	ented	1					11		_
10Dh	_	Unimplem	ented	7				J.C.	1	/-	
10Eh	_	Unimpleme	Unimplemented								
10Fh	_	Unimpleme	ented					11	all a	_	_
110h	-	Unimpleme	ented						1		
111h	- //	Unimpleme	ented						1	// _	
112h	-	Unimplem	ented							-	—
113h	1-	Unimpleme	ented				de la compañía de la	1 and the second			—
114h	1/-	Unimplem	ented				1	199		-	—
115h	1 - 1	Unimpleme	ented					1		-	—
116h		Unimpleme	ented							_ /	—
117h		Unimpleme	ented							_	—
118h		Unimpleme	ented							_	—
119h	—	Unimpleme	ented							_	_
11Ah	—	Unimpleme	ented							_	—
11Bh		Unimpleme	ented	-		and the second			-	-	
11Ch	Lorgen	Unimpleme	ented		n. ande				and some	4	/-
11Dh	644	Unimpleme	ented		- 87 B		A A	- 19		4	
11Eh		Unimpleme	ented			- Aller					
11Fh	—	Unimpleme	ented							_	_

SPECIAL FUNCTION REGISTERS SUMMARY BANK2 TABLE 4-5.

Legend: - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented. Note 1: For the initialization condition for registers tables, refer to Table 14-6 and Table 14-7.

DS40044F-page 20

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset ⁽¹⁾	Details on Page
Bank 3			•		•		•				
180h	INDF	Addressin	g this location	uses conte	nts of FSR t	o address da	ata memory	(not a physi	cal register)	xxxx xxxx	28
181h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	23
182h	PCL	Program C	rogram Counter's (PC) Least Significant Byte								
183h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	22
184h	FSR	Indirect Da	direct Data Memory Address Pointer								
185h	_	Unimplem	ented							_	_
186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	36
187h	—	Unimplem	Inimplemented								
188h	—	Unimplem	ented							—	-
189h	—	Unimplem	ented		11					—	_
18Ah	PCLATH		J.H.	_	Write Buff	er for upper	5 bits of Pro	gram Counte	er	0 0000	28
18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	24
18Ch	—	Unimplem	Jnimplemented								
18Dh	—	Unimplem	Unimplemented								
18Eh	—	Unimplem	ented					11 Contraction		_	
18Fh	— "	Unimplem	ented					de la compañía de la	- TEL		
190h	//	Unimplem	ented						1	—	-
191h	1-	Unimplem	ented				11		11		
192h	//-	Unimplem	ented			1				—	
193h	—	Unimplem	ented			H		J.			
194h		Unimplem	ented							—	
195h	-/	Unimplem	ented							_	
196h		Unimplem	ented				1.4			4	
197h	1 -	Unimplem	ented							—	
198h	_	Unimplem	ented			1				—	-
199h	—	Unimplem	ented			1200 <u>1</u>				—	_
19Ah	—	Unimplem	ented							—	-
19Bh	-	Unimplem	ented	-				1			
19Ch	a start	Unimplem	ented	an an a	an de		1 and a second		and it	1 1	
19Dh		Unimplem	ented			Ne.		9.91	2.		/
19Eh	~~ <u>~</u> ~~	Unimplem	ented			- 77 MA					
19Fh	_	Unimplem	ented							_	_

TABLE 4-6: SPECIAL FUNCTION REGISTERS SUMMARY BANK3

 Legend:
 - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

 Note
 1:
 For the initialization condition for registers tables, refer to Table 14-6 and Table 14-7.

 \circledast 2007 Microchip Technology Inc.

4.2.2.1 Status Register

The Status register, shown in Register 4-1, contains the arithmetic status of the ALU; the Reset status and the bank select bits for data memory (SRAM).

The Status register can be the destination for any instruction, like any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are non-writable. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the Status register as "000uu1uu" (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register because these instructions do not affect any Status bit. For other instructions, not affecting any Status bits, see the "Instruction Set Summary".

Note:	The C and DC bits operate as a Borrow									
	and Digit Borrow out bit, respectively, in									
	subtraction. See the SUBLW and SUBWF									
	instructions for examples.									

REGISTER 4-1:	STATUS -	STATUS	REGISTER		SS: 03h, 83ł	103h 18	35)					
	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x				
	IRP	RP1	RP0	TO	PD	z	DC	С				
	bit 7	1						bit 0				
bit 7	1 = Bank 2	ter Bank Se , 3 (100h-1 , 1 (00h-FF	FFh)	for indirec	t addressing)		_					
bit 6-5		RP<1:0>: Register Bank Select bits (used for direct addressing)										
	01 = Bank 10 = Bank	00 = Bank 0 (00h-7Fh) 01 = Bank 1 (80h-FFh) 10 = Bank 2 (100h-17Fh) 11 = Bank 3 (180h-1FFh)										
bit 4		O: Time Out bit										
		1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time out occurred										
bit 3	PD: Power											
E bit 2	0 = By exe Z: Zero bit 1 = The res	 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero 										
bit 1	is reversed 1 = A carry	l) -out from th	•	der bit of the	ELW , SUBWF in e result occurr		for Borrow t	he polarity				
bit 0		-			UBWF instruct	ions)						
	1 = A carry	v-out from th	e Most Signi	ficant bit of	the result occ of the result oc	urred						
	Note: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.											
	Legend:											
	R = Reada	ble bit	W = W	ritable bit	U = Unimp	emented b	oit, read as '	D'				
	-n = Value	at POR	'1' = Bi	t is set	'0' = Bit is	cleared	x = Bit is ur	nknown				

DS40044F-page 22

4.2.2.2 OPTION Register

The Option register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note:	To achieve a 1:1 prescaler assignment for
	TMR0, assign the prescaler to the WDT
	(PSA = 1). See Section 6.3.1 "Switching
	Prescaler Assignment".

REGISTER 4-2: OPTION_REG – OPTION REGISTER (ADDRESS: 81h, 181h)

RE0131ER 4-2.					DRL33. 01	n, ioinj					
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0			
	bit 7					•	•	bit 0			
bit 7	RBPU: PC	RTB Pull-up	Enable bit					Sector Sector			
		B pull-ups ar									
		= PORTB pull-ups are enabled by individual port latch values									
bit 6	INTEDG: 1	nterrupt Edg	e Select b <mark>it</mark>								
		1 = Interrupt on rising edge of RB0/INT pin									
		pt on falling	Ū.	•							
bit 5		FOCS: TMR0 Clock Source Select bit									
		tion on RA4/				and the second sec		1.11			
		al instruction		. ,							
bit 4		R0 Source E	0								
		•			4/T0CKI/CMP2 4/T0CKI/CMP2	•					
bit 3	1000	caler Assign	-								
Dit 3		aler is assign									
		aler is assign			e						
bit 2-0		Prescaler Ra									
				WDT Rate							
	-			100 M				199			
		000 001	1:2 1:4	1:1 1:2							
Construction and		010	1:8	1:4			-				
Elect	10	011	1:16	1:8	4	Same -	1 Y .	1.4			
- II. I. I. I. I.	#~# D.I	100 101	1:64	1:16		le	V /m	V.a.			
The second s		110	1:128	1:64							
		111	1 : 256	1 : 128							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown

 $\ensuremath{\textcircled{}^{\circ}}$ 2007 Microchip Technology Inc.

4.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for all interrupt sources except the comparator module. See Section 4.2.2.4 "PIE1 Register" and Section 4.2.2.5 "PIR1 Register" for a description of the comparator enable and flag bits.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

REGISTER 4-3: INTCON – INTERRUPT CONTROL REGISTER (ADDRESS: 0Bh, 8Bh, 10Bh, 18Bh)

		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
		GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF
		bit 7							bit 0
	bit 7	GIE: Globa	I Interrupt E	nable bit					
			s all un-mas		pts				
			s all interru						
	bit 6		oheral Interr						
			s all un-mas		eral interrup	ts			
	bit 5	TOIE: TMR	0 Overflow I	Interrupt En	able bit				
		1 = Enable	s the TMR0	interrupt			1		
		0 = Disable	es the TMRC) interrupt					
	bit 4	INTE: RB0/	/INT Externa	al Interrupt I	Enable bit				
			s the RB0/I			1			
			es the RB0/I						
	bit 3	RBIE: RB F	Port Change	e Interrupt E	nable bit	and the second			
	1		s the RB po	0					
			es the RB po						
	bit 2		0 Overflow I		0				
			register has register did			eared in softwa	re)		
	bit 1		INT Externa				100	100	THE T
H'I						must be cleared	t in softwar		' T /-
					t did not occ				e Vie:
	bit 0		Port Change						
			•		•	anges state (m	ust be clea	red in softw	vare)
					e changed s				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

© 2007 Microchip Technology Inc.

4.2.2.4 PIE1 Register

This register contains interrupt enable bits.

REGISTER 4-4:	PIE1 – PE	RIPHERA	L INTERR	UPT ENAB	LE REGISTI	ER 1 (ADD	RESS: 80	Ch)
	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE
	bit 7							bit 0
bit 7			•	t Enable Bit				
			ite complete rite complet					
bit 6			errupt Enab	-				
DILO			arator interr					
			arator inter					
bit 5	RCIE: USA	RT Receive	e Interrupt E	nable bit				
	1 = Enable	s the USAR	T receive i <mark>r</mark>	nterrupt				
	0 = Disable	es the USAF	RT receive i	nterrupt				
bit 4	TXIE: USA	RT Transmi	it Interrupt E	nable bit				
			T transmit i			J.		
			RT transmit	interrupt		1		
bit 3	107 .	ented: Rea				/ //		
bit 2			pt Enable b	it 🦯				
		s the CCP1 is the CCP1			S. S.			
bit 1				errupt Enable	bit			
Sit 1				tch interrupt	Dit			
				atch interrupt				
bit 0	TMR1IE: T	MR1 Overfl	ow Interrupt	t Enable bit				150
			overflow in					
	0 = Disable	es the TMR1	1 overflow ir	nterrupt				
TTI and	- Ar			<u></u>	4	7		7
TIPPI	Legend:	714		. S. A		T. P.		
	R = Reada	ble bit	- W = V	Vritable bit	U = Unimp	lemented b	it, read as '(0''''
	-n = Value	at POR	'1' = E	Bit is set	'0' = Bit is	cleared	x = Bit is ur	nknown

 $[\]ensuremath{\textcircled{}^\circ}$ 2007 Microchip Technology Inc.

www.agelectronica.com PIC16F627A/628A/648A

4.2.2.5 PIR1 Register This register contains interrupt flag bits.				Note	condition its corre enable softwar interrup	Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.			
REGISTER 4-5:	PIR1 – PE	RIPHERA	L INTERR	UPT REGI	STER 1 (AD	DRESS: 0	Ch)		
	R/W-0	R/W-0	R-0	R-0	U-0	R/W-0	R/W-0	R/W-0	
	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	
	bit 7							bit 0	
bit 7	1 = The wr	EEIF: EEPROM Write Operation Interrupt Flag bit 1 = The write operation completed (must be cleared in software) 0 = The write operation has not completed or has not been started							
bit 6	CMIF: Comparator Interrupt Flag bit								
	0 = Compa	1 = Comparator output has changed 0 = Comparator output has not changed							
bit 5	1 = The US	RCIF: USART Receive Interrupt Flag bit 1 = The USART receive buffer is full 0 = The USART receive buffer is empty							
bit 4									
	1 = The US	TXIF: USART Transmit Interrupt Flag bit 1 = The USART transmit buffer is empty 0 = The USART transmit buffer is full							
bit 3	Unimplem	ented: Rea	d as '0'						
bit 2	CCP1IF: C	CCP1IF: CCP1 Interrupt Flag bit							
Ele	Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare Mode 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred 0 = No TMR1 register compare match occurred 0 = No TMR1 register compare match occurred PW/M Mode Unused in this mode							.V.	
bit 1	TMR2IF: ⊤	MR2 to PR2	2 Match Inte	errupt Flag bi	t				
		to PR2 mate R2 to PR2 r		·	eared in softw	/are)			
bit 0	bit 0 TMR1IF : TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow								
	Legend:								
	R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$						o'		
	-n = Value	at POR	'1' = E	Bit is set	'0' = Bit is	-	x = Bit is ur		

DS40044F-page 26

www.agelectronica.com

© 2007 Microchip Technology Inc.

4.2.2.6 PCON Register

The PCON register contains flag bits to differentiate between a Power-on Reset, an external MCLR Reset, WDT Reset or a Brown-out Reset.

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if BOR is cleared, indicating a brown-out has occurred. The BOR Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BOREN bit in the Configuration Word).


REGISTER 4-6: PCON – POWER CONTROL REGISTER (ADDRESS: 8Eh) U-0 U-0 U-0 U-0 R/W-1 U-0 R/W-0 R/W-x OSCF POR BOR bit 7 bit 0 bit 7-4 Unimplemented: Read as '0' **OSCF:** INTOSC Oscillator Frequency bit bit 3 1 = 4 MHz typical 0 = 48 kHz typical bit 2 Unimplemented: Read as '0' bit 1 POR: Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) bit 0 BOR: Brown-out Reset Status bit 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs) Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is_set '0' = Bit is cleared x = Bit is unknown

^{© 2007} Microchip Technology Inc.

4.3 PCL and PCLATH

The Program Counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 4-4 shows the two situations for loading the PC. The upper example in Figure 4-4 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 4-4 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).





4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note AN556 "*Implementing a Table Read*" (DS00556).

4.3.2 STACK

The PIC16F627A/628A/648A family has an 8-level deep x 13-bit wide hardware stack (Figure 4-1). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth PUSH overwrites the value that was stored from the first PUSH. The tenth PUSH overwrites the second PUSH (and so on).

- **Note 1:** There are no Status bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

4.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no-operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-5.


A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 4-1.

EXAMPLE 4-1: INDIRECT ADDRESSING

		MOVLW	0x20	;initialize pointer
	and from a	MOVWF	FSR	;to RAM
	NEXT	CLRF	INDF	;clear INDF register
		INCF	FSR	; inc pointer
Å	J 📣	BTFSS	FSR,4	;all done?
		GOTO	NEXT	;no clear next
				;yes continue

DS40044F-page 28

© 2007 Microchip Technology Inc.



Electrónica S.A. de C.V.

www.agelectronica.com

DS40044F-page 29

 $[\]ensuremath{\textcircled{}^{\circ}}$ 2007 Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A

NOTES:



Electrónica S.A. de C.V.

DS40044F-page 30

© 2007 Microchip Technology Inc.

www.agelectronica.com

www.agelectronica.com

5.0 I/O PORTS

The PIC16F627A/628A/648A have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with alternate functions for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers

PORTA is an 8-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the T0CKI clock input. RA5⁽¹⁾ is a Schmitt Trigger input only and has no output drivers. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a High-impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (Comparator Control register) register and the VRCON (Voltage Reference Control register) register. When selected as a comparator input, these pins will read as '0's.

- Note 1: RA5 shares function with VPP. When VPP voltage levels are applied to RA5, the device will enter Programming mode.
 - 2: On Reset, the TRISA register is set to all inputs. The digital inputs (RA<3:0>) are disabled and the comparator inputs are forced to ground to reduce current consumption.
 - TRISA<6:7> is overridden by oscillator configuration. When PORTA<6:7> is overridden, the data reads '0' and the TRISA<6:7> bits are ignored.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.

The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high-impedance output. The user must configure TRISA<2> bit as an input and use high-impedance loads.


In one of the comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

EXAMPLE 5-1: INITIALIZING PORTA


CLRF	PORTA	;Initialize FORTA by ;setting
		;output data latches
MOVLW	0x07	;Turn comparators off and
MOVWF	CMCON	;enable pins for I/O
		;functions
BCF	STATUS,	RP1
BSF	STATUS,	RP0;Select Bank1
MOVLW	0x1F	;Value used to initialize
		;data direction
MOVWF	TRISA	;Set RA<4:0> as inputs
		;TRISA<5> always
		;read as `1'.
		;TRISA<7:6>
		;depend on oscillator
		;mode

FIGURE 5-1:

BLOCK DIAGRAM OF RA0/AN0:RA1/AN1 PINS



^{© 2007} Microchip Technology Inc.




DS40044F-page 32

© 2007 Microchip Technology Inc.


www.agelectronica.com

www.agelectronica.com



© 2007 Microchip Technology Inc.

www.agelectronica.com



Electrónica S.A. de C.V.

DS40044F-page 34

© 2007 Microchip Technology Inc.

www.agelectronica.com PIC16F627A/628A/648A

Name	Function	Input Type	Output Type	Description
RA0/AN0	RA0	ST	CMOS	Bidirectional I/O port
	AN0	AN		Analog comparator input
RA1/AN1	RA1	ST	CMOS	Bidirectional I/O port
	AN1	AN	_	Analog comparator input
RA2/AN2/VREF	RA2	ST	CMOS	Bidirectional I/O port
	AN2	AN	_	Analog comparator input
	VREF	_	AN	VREF output
RA3/AN3/CMP1	RA3	ST	CMOS	Bidirectional I/O port
	AN3	AN	—	Analog comparator input
	CMP1	1-	CMOS	Comparator 1 output
RA4/T0CKI/CMP2	RA4	ST	OD	Bidirectional I/O port. Output is open drain type.
	TOCKI	ST	—	External clock input for TMR0 or comparator output
	CMP2	1-	OD	Comparator 2 output
RA5/MCLR/Vpp	RA5	ST	—	Input port
	MCLR	ST	—	Master clear. When configured as MCLR, this pin is an active low Reset to the device. Voltage on MCLR/VPP munot exceed VDD during normal device operation.
	VPP	HV	_	Programming voltage input
RA6/OSC2/CLKOUT	RA6	ST	CMOS	Bidirectional I/O port
	OSC2	-	XTAL	Oscillator crystal output. Connects to crystal resonator in Crystal Oscillator mode.
	CLKOUT	-	CMOS	In RC or INTOSC mode. OSC2 pin can output CLKOUT, which has 1/4 the frequency of OSC1.
RA7/OSC1/CLKIN	RA7	ST	CMOS	Bidirectional I/O port
	OSC1	XTAL		Oscillator crystal input. Connects to crystal resonator in Crystal Oscillator mode.
Hont	CLKIN	ST		External clock source input. RC-biasing pin.
Legend: 0 = Outp — = Not u TTL = TTL	used		= Inp	MOS Output P = Power put ST = Schmitt Trigger Input pen Drain Output AN = Analog

TABLE 5-1: PORTA FUNCTIONS

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other Resets
05h	PORTA	RA7	RA6	RA5 ⁽¹⁾	RA4	RA3	RA2	RA1	RA0	xxxx 0000	qqqu 0000
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
1Fh	CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
9Fh	VRCON	VREN	VROE	VRR	-	VR3	VR2	VR1	VR0	000- 0000	000- 0000

Legend: - = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition. Shaded cells are not used for PORTA.

Note 1: MCLRE configuration bit sets RA5 functionality.

^{© 2007} Microchip Technology Inc.

5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide bidirectional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a High-impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

PORTB is multiplexed with the external interrupt, USART, CCP module and the TMR1 clock input/output. The standard port functions and the alternate port functions are shown in Table 5-3. Alternate port functions may override the TRIS setting when enabled.

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up ($\approx 200 \,\mu$ A typical). A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB<7:4>, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB<7:4> pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB<7:4>) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.


A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.


This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression (See Application Note AN552 "*Implementing Wake-up on Key Strokes*" (DS00552).

Note: If a change on the I/O pin should occur when a read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set. The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

FIGURE 5-8:

BLOCK DIAGRAM OF RB0/INT PIN






Electrónica S.A. de C.V.

www.agelectronica.com

DS40044F-page 37


^{© 2007} Microchip Technology Inc.



Electrónica S.A. de C.V.


DS40044F-page 38

www.agelectronica.com PIC16F627A/628A/648A




^{© 2007} Microchip Technology Inc.





Electrónica S.A. de C.V.


DS40044F-page 40



© 2007 Microchip Technology Inc.

www.agelectronica.com

DS40044F-page 41



www.agelectronica.com

www.agelectronica.com PIC16F627A/628A/648A

Name	Function	Input Type	Output Type	Description
RB0/INT	RB0			Bidirectional I/O port. Can be software programmed for internal weak pull-up.
	INT	ST	_	External interrupt
RB1/RX/DT	RB1	TTL	CMOS	Bidirectional I/O port. Can be software programmed for internal weak pull-up.
	RX	ST	—	USART Receive Pin
	DT	ST	CMOS	Synchronous data I/O
RB2/TX/CK	RB2	TTL	CMOS	Bidirectional I/O port
	TX		CMOS	USART Transmit Pin
	СК	ST	CMOS	Synchronous Clock I/O. Can be software programmed for internal weak pull-up.
RB3/CCP1	RB3	TTL	CMOS	Bidirectional I/O port. Can be software programmed fo internal weak pull-up.
	CCP1	ST	CMOS	Capture/Compare/PWM/I/O
RB4/PGM	PGM RB4 TTL		CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
	PGM	ST	-	Low-voltage programming input pin. When low-voltage programming is enabled, the interrupt-on-pin change and weak pull-up resistor are disabled.
RB5	RB5	TTL	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
RB6/T1OSO/T1CKI/ PGC	RB6	TTL	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
	T1OSO		XTAL	Timer1 Oscillator Output
	T1CKI	ST		Timer1 Clock Input
	PGC	ST	—	ICSP [™] Programming Clock
RB7/T1OSI/PGD	RB7	Ē	CMOS	Bidirectional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
	T1OSI	XTAL		Timer1 Oscillator Input
	PGD	ST	CMOS	ICSP Data I/O
Legend: O = Out — = Not TTL = TTL	used	CM0 I OD	OS = CMOS = Input = Open	S Output P = Power ST = Schmitt Trigger Input Drain Output AN = Analog

TABLE 5-3: PORTB FUNCTIONS

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other Resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4 ⁽¹⁾	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h, 181h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
Lonondi		and				turned for					

 $\label{eq:legend: u = unchanged, x = unknown. Shaded cells are not used for PORTB.$

Note 1: LVP configuration bit sets RB4 functionality.

^{© 2007} Microchip Technology Inc.

5.3 I/O Programming Considerations

5.3.1 BIDIRECTIONAL I/O PORTS

Any instruction that writes operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit 5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit 5 and PORTB is written to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (e.g., bit 0) and is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the Input mode, no problem occurs. However, if bit 0 is switched into Output mode later on, the content of the data latch may now be unknown.

Reading a port register reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (ex. BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-2 shows the effect of two sequential read-modify-write instructions (ex., ${\tt BCF}, \ {\tt BSF}, {\tt etc.})$ on an I/O port


A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-OR", "wired-AND"). The resulting high output currents may damage the chip.

EXAMPLE 5-2: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;Initial PORT settings:PORTB<7:4> Inputs
; PORTB<3:0> Outputs
;PORTB<7:6> have external pull-up and are
;not connected to other circuitry
;
; PORT latchPORT Pins
BCF STATUS, RPO ;
BCF PORTB, 7 ;01pp pppp 11pp pppp
BSF STATUS, RPO ;
BCF TRISB, 7 ;10pp pppp 11pp pppp
BCF TRISB, 6 ;10pp pppp 10pp ppp
;
;Note that the user may have expected the
;pin values to be 00pp pppp. The 2nd BCF
;caused RB7 to be latched as the pin value
;(High).

5.3.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-16). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.



DS40044F-page 44

6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Read/write capabilities
- 8-bit software programmable prescaler
- · Internal or external clock select
- · Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module. Additional information is available in the *"PIC[®] Mid-Range MCU Family Reference Manual"* (DS33023).

Timer mode is selected by clearing the TOCS bit (OPTION<5>). In Timer mode, the TMR0 register value will increment every instruction cycle (without prescaler). If the TMR0 register is written to, the increment is inhibited for the following two cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the TOCS bit. In this mode the TMR0 register value will increment either on every rising or falling edge of pin RA4/T0CKI/CMP2. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.2 "Using Timer0 with External Clock".

The prescaler is shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale value of 1:2, 1:4,..., 1:256 are selectable. Section 6.3 "Timer0 Prescaler" details the operation of the prescaler.

6.1 Timer0 Interrupt

Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module interrupt service routine before reenabling this interrupt. The Timer0 interrupt cannot wake the processor from Sleep since the timer is shut off during Sleep.

6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-1). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device. See Table 17-8.

S.A. de C.V.

^{© 2007} Microchip Technology Inc.

6.3 Timer0 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no postscaler for the Watchdog Timer, and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x...etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.




FIGURE 6-1: BLOCK DIAGRAM OF THE TIMER0/WDT

DS40044F-page 46

6.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). Use the instruction sequences shown in Example 6-1 when changing the prescaler assignment from Timer0 to WDT, to avoid an unintended device Reset.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

	()	
BCF	STATUS, RPO	;Skip if already in
		;Bank 0
CLRWDT		;Clear WDT
CLRF	TMR0	;Clear TMR0 and
		;Prescaler
BSF	STATUS, RPO	;Bank 1
MOVLW	'00101111 <i>'</i> b	;These 3 lines
		;(5, 6, 7)
MOVWF	OPTION_REG	;are required only
		;if desired PS<2:0>
		;are
CLRWDT		;000 or 001
MOVLW	'00101xxx'b	;Set Postscaler to
MOVWF	OPTION_REG	;desired WDT rate
BCF	STATUS, RPO	;Return to Bank 0

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 6-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

CLRWDT		;Clear WDT and
		;prescaler
BSF	STATUS, RPO	
MOVLW	b'xxxx0xxx′	;Select TMR0, new
		;prescale value and
		;clock source
MOVWF	OPTION_REG	
BCF	STATUS, RPO	

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other Resets
01h, 101h	TMR0	Timer0 Module Register								XXXX XXXX	uuuu uuuu
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h, 181h	OPTION ⁽²⁾	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	111/1 1111

Legend: ____ = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used for Timer0.

Note 1: Option is referred by <code>OPTION_REG</code> in $MPLAB^{\ensuremath{\mathbb{R}}}$ IDE Software.

 $[\]ensuremath{\textcircled{}^{\circ}}$ 2007 Microchip Technology Inc.

7.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 Interrupt, if enabled, is generated on overflow of the TMR1 register pair which latches the interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing the Timer1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- · As a timer
- · As a counter

The Operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

-n = Value at POR

In Timer mode, the TMR1 register pair value increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "Reset input". This Resetcan be generated by the CCP module (Section 9.0"Capture/Compare/PWM (CCP) Module").Register 7-1 shows the Timer1 control register.

For the PIC16F627A/628A/648A, when the Timer1 oscillator is enabled (T1OSCEN is set), the RB7/T1OSI/PGD and RB6/T1OSO/T1CKI/PGC pins become inputs. That is, the TRISB<7:6> value is ignored.

REGISTER 7-1:	T1CON - 1	IMER1 CO		REGISTER	(ADDRESS:	10h)		
	U- 0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	14	— T	1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
	bit 7							bit 0
						1		
bit 7-6	Unimpleme	ented: Read a	a s '0'			V 🖉		
bit 5-4	T1CKPS<1	:0>: Timer1 II	nput Clock	Prescale S	elect bits			
		escale value						
		escale value						
		escale value						
bit 3	T1OSCEN:	Timer1 Oscil	lator Enab	le Control b	it			134
		or is enabled						
		or is shut off ⁽¹		and the second				
bit 2			al Clock Ir	put Synchro	nization Contro	ol bit		1
IDDEG	TMR1CS =	<u>1</u> synchronize e	automotion			L.E		a V.a.
		onize externa						
	TMR1CS =	<u>0</u>						
					ck when TMR1	CS = 0.		
bit 1		imer1 Clock						
		I clock from p clock (Fosc/		OSO/T1CK	I/PGC (on the	rising edge)	
bit 0		Timer1 On bit	,					
U III	1 = Enables							
	0 = Stops T							
	•		r inverter a	and feedback	cresistor are tu	rned off to	eliminate po	ower drain.
	Legend:							
	R = Readal	ole bit	W = V	/ritable bit	U = Unimpl	emented b	it, read as '()'

'1' = Bit is set

'0' = Bit is cleared

DS40044F-page 48

x = Bit is unknown

7.1 **Timer1 Operation in Timer Mode**

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is Fosc/4. The synchronize control bit T1SYNC (T1CON<2>) has no effect since the internal clock is always in sync.

7.2 Timer1 Operation in Synchronized **Counter Mode**

Counter mode is selected by setting bit TMR1CS. In this mode, the TMR1 register pair value increments on every rising edge of clock input on pin RB7/T1OSI/PGD when bit T1OSCEN is set or pin RB6/T1OSO/T1CKI/ PGC when bit T1OSCEN is cleared.

If T1SYNC is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple-counter.

In this configuration, during Sleep mode, the TMR1 register pair value will not increment even if the external clock is present, since the synchronization circuit is shut off. The prescaler however will continue to increment.

7.2.1 EXTERNAL CLOCK INPUT TIMING FOR SYNCHRONIZED COUNTER MODE

When an external clock input is used for Timer1 in Synchronized Counter mode, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of the TMR1 register pair value after synchronization.

When the prescaler is 1:1, the external clock input is the same as the prescaler output. The synchronization of T1CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T1CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to Table 17-8 in the Electrical Specifications Section, timing parameters 45, 46 and 47.

When a prescaler other than 1:1 is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. In order for the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T1CKI to have a period of at least 4 Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T1CKI high and low time is that they do not violate the minimum pulse width requirements of 10 ns). Refer to the appropriate electrical specifications in Table 17-8, parameters 45, 46 and 47.




FIGURE 7-1: TIMER1 BLOCK DIAGRAM

www.agelectronica.com

DS40044F-page 49

^{© 2007} Microchip Technology Inc.

7.3 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 7.3.2 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	In Asynchronous Counter mode, Timer1
	cannot be used as a time base for capture
	or compare operations.

7.3.1 EXTERNAL CLOCK INPUT TIMING WITH UNSYNCHRONIZED CLOCK

If control bit $\overline{\text{T1SYNC}}$ is set, the timer will increment completely asynchronously. The input clock must meet certain minimum high and low time requirements. Refer to Table 17-8 in the Electrical Specifications Section, timing parameters 45, 46 and 47.

7.3.2 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading the TMR1H or TMR1L register, while the timer is running from an external asynchronous clock, will produce a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Example 7-1 is an example routine to read the 16-bit timer value. This is useful if the timer cannot be stopped.

EXAMPLE 7-1: READING A 16-BIT FREE-RUNNING TIMER

; 2	All inte:	rrupts are (
	MOVF	TMR1H, W	;Read high byte
	MOVWF	TMPH	;
	MOVF	TMR1L, W	;Read low byte
	MOVWF	TMPL	;
	MOVF	TMR1H, W	;Read high byte
	SUBWF	TMPH, W	;Sub 1st read with
			;2nd read
	BTFSC	STATUS, Z	;Is result = 0
	GOTO	CONTINUE	;Good 16-bit read
;			
; 1	rMR1L mag	y have rolle	ed over between the
; 1	read of	the high and	d low bytes. Reading
; t	che high	and low byt	es now will read a good
; 、	value.		
;			
	MOVF	TMR1H, W	;Read high byte
	MOVWF		1.
	MOVF	TMR1L, W	;Read low byte
	MOVWF		;
; I	Re-enable	e the Inter	rupts (if required)
COI	NTINUE		Continue with your
			; code
		199	
1			

S.A. de C.V.

DS40044F-page 50

7.4 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). It will continue to run during Sleep. It is primarily intended for a 32.768 kHz watch crystal. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 7-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

Freq	C1	C2
32.768 kHz	15 pF	15 pF

Note: These values are for design guidance only. Consult Application Note AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826) for further information on Crystal/Capacitor Selection.

7.5 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 module is configured in Compare mode to generate a "special event trigger" (CCP1M<3:0> = 1011), this signal will reset Timer1.

Note:	The special event triggers from the CCP1										
	module	will	not	set	interrupt	flag	bit				
	TMR1IF	(PIR	1<0>	·).							

Timer1 must be configured for either timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL register pair effectively becomes the period register for Timer1.

7.6 Resetting Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR or any other Reset except by the CCP1 special event triggers (see Section 9.2.4 "Special Event Trigger").

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other Resets, the register is unaffected.

7.7 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TABLE 7-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
0Eh	TMR1L	Holding R	egister fo	r the Least S	ignificant Byt	e of the 16-bit	TMR1 Regi	ster		XXXX XXXX	uuuu uuuu
0Fh	TMR1H	Holding R	lolding Register for the Most Significant Byte of the 16-bit TMR1 Register							XXXX XXXX	uuuu uuuu
10h	T1CON	_	-	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	00 0000	uu uuuu

@V/

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time base for PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device Reset.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS<1:0> (T2CON<1:0>).

The Timer2 module has an 8-bit period register PR2. The TMR2 register value increments from 00h until it matches the PR2 register value and then resets to 00h on the next increment cycle. The PR2 register is a readable and writable register. The PR2 register is initialized to FFh upon Reset.

The match output of Timer2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a Timer2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Register 8-1 shows the Timer2 control register.

8.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:


- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

The TMR2 register is not cleared when T2CON is written.

8.2 TMR2 Output

The TMR2 output (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

FIGURE 8-1: TIMER2 BLOCK DIAGRAM



Electrónica S.A. de C.V.

DS40044F-page 52

REGISTE	R 8-1:	T2CO	N – TIM	ER2 CO	NTROL	REGISTE	R (ADD	RESS: [·]	12h)		
		U-0	R/W-	0 R	/W-0	R/W-0	R/W	-0	R/W-0	R/W-0	R/W-0
		—	TOUTF	S3 TOI	JTPS2	TOUTPS1	TOUT	PS0 TI	MR2ON	T2CKPS1	T2CKPS0
	-	bit 7		•	•				·		bit 0
bit	7	Unimplen	n ented : F	Read as '	o'						
bit (6-3	TOUTPS<	:3:0> : Tin	ner2 Outp	out Posts	cale Select	bits				
		0000 = 1:									
		0001 = 1:	2 Postsca	ale Value							
		•									
		•									
		1111 = 1 :	16 Postso	cale							
h :+ (2	TMDOON	Time	Do hit							
bit 2		TMR2ON: 1 = Timer2		UN DIT							
		0 = Timer		1							
bit [.]	1-0	T2CKPS<	:1:0>: Tim	ner2 Cloc	k Presca	le Select bi	ts			/	
		00 = 1:1 F	rescaler	Value							
		01 = 1:4 F							1		
		1x = 1:16	Prescale	r Value							
		1		_		-				<u> </u>	
		Legend:			10/ 10/			lucino n la ma	and a d hit	read as (0)	
	200	R = Read -n = Value			'1' = Bi	ritable bit		Bit is clea		read as '0' < = Bit is unl	
	1			_			0 =	DIL IS CIEd	ileu 2		CIOWII
TABLE 8	-1: F	REGISTE	RS ASS			I TIMER2	AS A TI	MER/CO	DUNTER		
										Value on	Value on
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR	all other Resets
0Bh, 8Bh,	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
10Bh, 18Bh					5	100	-			1 T	1.7
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	-	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	1. F 🤬	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
11h	TMR2	Timer2 Mod	ule's Registe	er	1			1	1	0000 0000	0000 0000

TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0

x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer2 module.

Timer2 Period Register

© 2007 Microchip Technology Inc.

12h

92h

Legend:

T2CON

PR2

-000 0000

1111 1111

-000 0000

1111 1111

www.agelectronica.com

PIC16F627A/628A/648A

NOTES:



Electrónica S.A. de C.V.

DS40044F-page 54

9.0 **CAPTURE/COMPARE/PWM** (CCP) MODULE

The CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit Capture register, as a 16-bit Compare register or as a PWM master/slave Duty Cycle register. Table 9-1 shows the timer resources of the CCP module modes.

CCP1 Module

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

CCP MODE – TIMER TABLE 9-1: RESOURCE

CCP Mode	Timer Resource					
Capture	Timer1					
Compare	Timer1					
PWM	Timer2					

Additional information in the " <i>PIC[®] Mid-Rang ual</i> " (DS33023).								
REGISTER 9-1:	CCP1CON	I – CCP OI	PERATIO	N REGISTE	R (ADDRE	SS: 17h)	/	
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W- 0	R/W-0
	<u> </u>		CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0
	bit 7					1 1		bit 0
bit 7-6	Unimplem	ented: Read	d as '0'			2		
bit 5-4	CCP1X:CC	CP1Y: PWM	Least Sign	ificant bits				
	Capture M	<u>ode</u>						
	Unused <u>Compare N</u>	/lode						
1	Unused							
	PWM Mod	_						0000
					ty cycle. The	eight MSbs a	are found in	I CCPRXL.
bit 3-0		:0>: CCPx N			D1 module)	100		
Elect	0100 = Ca 0101 = Ca 0110 = Ca	pture mode, pture mode, pture mode,	every fallir every risin every 4th	g edge rising edge		le	С.	V.
				rising edge	CCP1IF bit is	set)		
	1001 = Co	mpare mode	e, clear out	out on match	(CCP1IF bit	is set)		
		mpare mode affected)	e, generate	software inte	errupt on mate	ch (CCP1IF	bit is set, C	CP1 pin is
	1011 = Co 11xx = PV		e, trigger sp	ecial event (CCP1IF bit is	set; CCP1 ı	resets TMR	1
	Legend:							
	R = Reada	ble bit	VV = V	Vritable bit	U = Unimp	plemented bi	it, read as '	0'
	-n = Value	at POR	'1' = E	Bit is set	'0' = Bit is	cleared	x = Bit is ur	nknown

DS40044F-page 55

www.agelectronica.com

9.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RB3/CCP1. An event is defined as:

- · Every falling edge
- Every rising edge
- · Every 4th rising edge
- Every 16th rising edge

An event is selected by control bits CCP1M<3:0> (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.


9.1.1 CCP PIN CONFIGURATION

In Capture mode, the RB3/CCP1 pin should be configured as an input by setting the TRISB<3> bit.

Note:	If the RB3/CCP1 is configured as an
	output, a write to the port can cause a
	capture condition.

FIGURE 9-1:

CAPTURE MODE OPERATION BLOCK DIAGRAM



9.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

9.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in Operating mode.

9.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M<3:0>. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 9-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMF	PLE 9-1:	CHANGING BETWEEN CAPTURE PRESCALERS
CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT	PS;Load the W reg with
		; the new prescaler
		; mode value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		; value


9.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RB3/CCP1 pin is:

- Driven high
- Driven low
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M<3:0> (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.





9.2.1 CCP PIN CONFIGURATION

The user must configure the RB3/CCP1 pin as an output by clearing the TRISB<3> bit.

Note:	Clearing the CCP1CON register will force
	the RB3/CCP1 compare output latch to
	the default low level. This is not the data
	latch.

9.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

9.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

9.2.4 SPECIAL EVENT TRIGGER

In this mode (CCP1M<3:0>=1011), an internal hardware trigger is generated, which may be used to initiate an action. See Register 9-1.

The special event trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and CCPR1H, CCPR1L register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the TMR1 clock. This allows the CCPR1 register pair to effectively be a 16-bit programmable period register for Timer1. The special event trigger output also starts an A/D conversion provided that the A/D module is enabled.

Note: Removing the match condition by changing the contents of the CCPR1H, CCPR1L register pair between the clock edge that generates the special event trigger and the clock edge that generates the TMR1 Reset will preclude the Reset from occuring.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on DR	all o	e on ther sets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	-	CCP1IF	TMR2IF	TMR1IF	0000	-000	0000	-000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000	-000	0000	-000
86h, 186h	TRISB	PORTI	B Data	Direction R	egister					1111	1111	1111	1111
0Eh	TMR1L	Holding	g Regis	ster for the l	Least Signif	icant Byte o	f the 16-bit	TMR1 Re	gister	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding	g Regis	ster for the l	Most Signifi	cant Byte of	the 16-bit	TMR1 Reg	ister	xxxx	xxxx	uuuu	uuuu
10h	T1CON	10	7-7	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu
15h	CCPR1L	Captur	e/Com	pare/PWM	Register1 (I	LSB)			K CA	xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Captur	Capture/Compare/PWM Register1 (MSB)									uuuu	uuuu
17h	CCP1CON			CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

TABLE 9-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.


9.3 PWM Mode

In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTB data latch, the TRISB<3> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTB I/O data latch.


Figure 9-3 shows a simplified block diagram of the CCP module in PWM mode.

For a step by step procedure on how to set up the CCP module for PWM operation, see **Section 9.3.3** "Set-Up for PWM Operation".



A PWM output (Figure 9-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (frequency = 1/period).





9.3.1 PWM PERIOD


The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period = $[(PR2) + 1] \cdot 4 \cdot Tosc \cdot TMR2$ prescale value

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H



9.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

PWM duty cycle =

(CCPR1L:CCP1CON<5:4>) · Tosc · TMR2 prescale value

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$\frac{PWM}{Resolution} = \frac{log\left(\frac{Fosc}{FPWM \times TMR2 \ Prescaler}\right)}{log(2)} \ bits$$

Note: If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

For an example PWM period and duty cycle calculation, see the *PIC[®] Mid-Range Reference Manual* (DS33023).

9.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISB<3> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.

TABLE 9-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.5

TABLE 9-4: CREGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
86h, 186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
11h	TMR2	Timer2 M	odule's Reg	ister						0000 0000	0000 0000
92h	PR2	Timer2 M	odule's Peri	od Register						1111 1111	1111 1111
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	uuuu uuuu
15h	CCPR1L	Capture/0	Compare/PV	/M Register	1 (LSB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/0	Compare/PV	/M Register	1 (MSB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	—	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PWM and Timer2.

^{© 2007} Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A

NOTES:



Electrónica S.A. de C.V.

DS40044F-page 60

10.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RA0 through RA3 pins. The on-chip Voltage Reference (Section 11.0 "Voltage Reference Module") can also be an input to the comparators.

The CMCON register, shown in Register 10-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 10-1.

	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0				
	bit 7					-		bit 0				
1.1.7												
bit 7	<u>When C2I</u>	mparator 2	Output bit									
		+ > C2 VIN-										
	0 = C2 VIN	+ < C2 VIN-										
	When C2INV = 1:											
	$1 = C2 VIN + \langle C2 VIN -$											
		+ > C2 VIN-										
bit 6		omparator 1	Output bit									
	$\frac{\text{When C1II}}{1 = C1 \text{ VIN}}$	<u>vv = 0:</u> + > C1 VIN-										
		+ < C1 VIN-				2						
	When C1I	NV = 1			1							
		+ < C1 VIN-										
		+ > C1 VIN-										
bit 5		mparator 2		rsion bit				1				
		tput inverted tput not inve										
bit 4		mparator 1										
Eloat												
DURGU	1 = C1 Output inverted 0 = C1 Output not inverted CIS: Comparator input Switch bit											
bit 3	CIS: Comparator Input Switch bit When CM<2:0>: = 001											
	Then:	2.02 001	<u> </u>									
		- connects t										
	0 = CT VIN	- connects t	0 RAU									
		<2:0> = 010	<u>.</u>									
	Then: 1 - C1 VIN	- connects t	n RA3									
		I- connects										
		- connects t										
bit 2-0		 connects Comparator 										
		-		r modes and	I CM<2:0> bit	settings						
	Legend:											
	R = Reada	ble bit	VV = V	Vritable bit	U = Unimp	plemented b	it, read as '	0'				
	···)/-1:		(A) =		(O) D	- I						

'1' = Bit is set

'0' = Bit is cleared

REGISTER 10-1: CMCON - COMPARATOR CONFIGURATION REGISTER (ADDRESS: 01Fh)

© 2007 Microchip Technology Inc.

-n = Value at POR

x = Bit is unknown

10.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 10-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode.

If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 17-2.

- Note 1: Comparator interrupts should be disabled during a Comparator mode change, otherwise a false interrupt may occur.
 - 2: Comparators can have an inverted output. See Figure 10-1.




FIGURE 10-1: COMPARATOR I/O OPERATING MODES

DS40044F-page 62

www.agelectronica.com

www.agelectronica.com

www.agelectronica.com PIC16F627A/628A/648A

The code example in Example 10-1 depicts the steps required to configure the Comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

EXAMPLE 10-1: INITIALIZING COMPARATOR MODULE


FLAG_RE	G EQU	0X20
CLRF	FLAG_REG	;Init flag register
CLRF	PORTA	;Init PORTA
MOVF	CMCON, W	;Load comparator bits
ANDLW	0xC0	;Mask comparator bits
IORWF	FLAG REG,F	;Store bits in flag register
MOVLW	0x03	;Init comparator mode
MOVWF	CMCON	;CM<2:0> = 011
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x07	;Initialize data direction
MOVWF	TRISA	;Set RA<2:0> as inputs
		;RA<4:3> as outputs
		;TRISA<7:5> always read `0'
BCF	STATUS, RPO	;Select Bank 0
CALL	DELAY10	;10µs delay
MOVF	CMCON, F	;Read CMCONto end change
		; condition
BCF	PIR1,CMIF	;Clear pending interrupts
BSF	STATUS, RPO	;Select Bank 1
BSF	PIE1,CMIE	;Enable comparator interrupts
BCF	STATUS, RPO	;Select Bank 0
BSF	INTCON, PEIR	;Enable peripheral interrupts
BSF	INTCON, GIE	;Global interrupt enable

10.2 Comparator Operation


A single comparator is shown in Figure 10-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 10-2 represent the uncertainty due to input offsets and response time. See Table 17-2 for Common Mode voltage.

10.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator Operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 10-2).



SINGLE COMPARATOR



10.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the Comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSs and VDD, and can be applied to either pin of the comparator(s).

10.3.2 INTERNAL REFERENCE SIGNAL

The Comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 11.0 "Voltage Reference Module", contains a detailed description of the Voltage Reference module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0> = 010 (Figure 10-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

10.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Table 17-2, page 140).


^{© 2007} Microchip Technology Inc.

10.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When the CM<2:0> = 110 or 001, multiplexors in the output path of the RA3 and RA4/T0CK1/CMP2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 10-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA3/AN3/CMP1 and RA4/T0CK1/ CMP2 pins while in this mode.

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input, according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.



DS40044F-page 64

^{© 2007} Microchip Technology Inc.

10.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the comparator interrupt flag. The CMIF bit must be reset by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note:	If a change in the CMCON register
	(C1OUT or C2OUT) should occur when a
	read operation is being executed (start of
	the Q2 cycle), then the CMIF (PIR1<6>)
	interrupt flag may not get set.

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any write or read of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

Electrónica 3

10.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode when enabled. While the comparator is powered-up, higher Sleep currents than shown in the power-down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators, CM<2:0> = 111, before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

10.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state. This forces the Comparator module to be in the comparator Reset mode, CM<2:0> = 0.00. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at Reset time. The comparators will be powered-down during the Reset interval.

10.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 10-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

^{© 2007} Microchip Technology Inc.




TABLE 10-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other Resets
1Fh	CMCON	C2OUT	C10UT	C2INV	C1NV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	-	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	-	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
Logand:											

Legend: x = Unknown, u = Unchanged, - = Unimplemented, read as '0'

Electrónica S.A. de C.V.

 $\ensuremath{\textcircled{}^{\circ}}$ 2007 Microchip Technology Inc.

11.0 **VOLTAGE REFERENCE** MODULE

The Voltage Reference module consists of a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Figure 11-1. The block diagram is given in Figure 11-1.

11.1 **Voltage Reference Configuration**

The Voltage Reference module can output 16 distinct voltage levels for each range.

-n = Value at POR

The equations used to calculate the output of the Voltage Reference module are as follows:

if VRR = 1:

$$VREF = \frac{VR < 3:0}{24} \times VDD$$

if VRR = 0:

$$VREF = \left(VDD \times \frac{I}{4}\right) + \frac{VR < 3:0}{32} \times VDD$$

The setting time of the Voltage Reference module must be considered when changing the VREF output (Table 17-3). Example 11-1 demonstrates how voltage reference is configured for an output voltage of 1.25V with VDD = 5.0V.

REGISTER 11-1:	VRCON-	VOLTAGE			ROL REGIS	TER (AD	DRESS: 9	Fh)			
	R/W- 0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
	VREN	VROE	VRR	—	VR3	VR2	VR1	VR0			
	bit 7							bit 0			
						1					
bit 7	VREN: VRE	F Enable bi	it								
		rcuit power									
		rcuit power		o IDD drain		2					
bit 6		F Output E									
	1 = VREF is output on RA2 pin 0 = VREF is disconnected from RA2 pin										
				12 pin							
bit 5	VRR: VREF	-	ection bit								
	1 = Low rai 0 = High ra	0						184			
bit 4	U	U	d oo 'o'								
	Unimplem										
bit 3-0				its 0 ≤ VR <3	:0>≤15	8	178.1	7			
When VRR = 1: VREF = (VR<3:0>/ 24) * VDD When VRR = 0: VREF = 1/4 * VDD + (VR<3:0>/ 32) * VDD											
	Legend:										
	R = Reada	ble bit	W = V	Vritable bit	U = Unimpl	emented b	it, read as '	0'			

'1' = Bit is set


'0' = Bit is cleared

x = Bit is unknown

^{© 2007} Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A



EXAMPLE 11-1: VOLTAGE REFERENCE CONFIGURATION

MOVLW	0x02	;4 Inputs Muxed
MOVWF	CMCON	;to 2 comps.
BSF	STATUS, RPO	;go to Bank 1
MOVLW	0x07	;RA3-RA0 are
MOVWF	TRISA	;outputs
MOVLW	0xA6	;enable VREF
MOVWF	VRCON	;low range set VR<3:0>=6
BCF	STATUS, RPO	;go to Bank 0
CALL	DELAY10	;10µs delay

11.2 Voltage Reference Accuracy/Error

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 11-1) keep VREF from approaching VSS or VDD. The Voltage Reference module is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The tested absolute accuracy of the Voltage Reference module can be found in Table 17-3.

11.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time out, the contents of the VRCON register are not affected. To minimize current consumption in Sleep mode, the Voltage Reference module should be disabled.

11.4 Effects of a Reset

A device Reset disables the Voltage Reference module by clearing bit VREN (VRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

11.5 Connection Considerations

The Voltage Reference module operates independently of the Comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the VROE bit, VRCON<6>, is set. Enabling the Voltage Reference module output onto the RA2 pin with an input signal present will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the Voltage Reference module output for external connections to VREF. Figure 11-2 shows an example buffering technique.



DS40044F-page 68

FIGURE 11-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 11-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value On POR	Value On All Other Resets
9Fh	VRCON	VREN	VROE	VRR	—	VR3	VR2	VR1	VR0	000- 0000	000- 0000
1Fh	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111

Legend: - = Unimplemented, read as '0'.

Electrónica S.A. de C.V.

www.agelectronica.com

DS40044F-page 69

www.agelectronica.com

 $[\]ensuremath{\textcircled{}^{\circ}}$ 2007 Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A

NOTES:



Electrónica S.A. de C.V.

DS40044F-page 70

12.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULE

The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also known as a Serial Communications Interface (SCI). The USART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMS, etc. The USART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

Bit SPEN (RCSTA<7>) and bits TRISB<2:1> have to be set in order to configure pins RB2/TX/CK and RB1/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

Register 12-1 shows the Transmit Status and Control Register (TXSTA) and Register 12-2 shows the Receive Status and Control Register (RCSTA).

REGISTER 12-1:						ISTER (AD				
	R/W-0	R/W-0	R/W-0 TXEN	R/W-0 SYNC	U-0	R/W-0 BRGH	R-1	R/W-0		
	bit 7	TX9	IXEN	STINC	_	BRGH	TRMT	TX9D bit 0		
	Dit 7	<u> </u>						DILU		
bit 7	CSRC: Clo	ck Source S	elect hit							
Sit 7	Asynchrone		cicci bit							
	Don't ca	re								
	Synchrono			te dinternelli						
				ted internally ernal source)				
bit 6		Fransmit Ena								
	1 = Selects	9-bit transm	nission							
		8-bit transn								
bit 5		nsmit Enable	bit ⁽¹⁾					189		
	1 = Transm 0 = Transm									
bit 4		ART Mode S	elect hit	and a		300	and the second			
Hont		onous mode		S /		de	1			
Lucu		ironous mod	e 🤳 🕴	O all	Lo l		1	No.		
bit 3	Unimplemented: Read as '0'									
bit 2	BRGH: High Baud Rate Select bit									
	Asynchrono 1 = High									
	1 = High 0 = Low									
	<u>Synchrono</u>	us mode								
		in this mode								
bit 1		nsmit Shift R	egister Stat	tus bit						
	1 = TSR er 0 = TSR fu									
bit 0			it data. Car	h be parity bit						
				s TXEN in SN						
	Legend:									
	R = Reada	ble bit	W = W	/ritable bit	U = Unii	mplemented	bit, read as	'0'		
	-n = Value	at POR	<u>'</u> 1' = B	it is set	'0' = Bit	is cleared	x = Bit is u	inknown		

© 2007 Microchip Technology Inc.

www.agelectronica.com

REGISTER 12-2	2: RCSTA –	RECEIVE	STATUS A	ND CONT	ROL REGIST	ER (ADDF	RESS: 18h	ı)				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x				
	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D				
	bit 7			11		_		bit 0				
bit 7		rial Port Ena										
	1 = Serial	s RB1/RX/D port enable port disable	d	TX/CK pins a	as serial port pi	ns when bit	s TRISB<2:	1> are set)				
bit 6	RX9 : 9-bit	Receive En	able bit									
		L = Selects 9-bit reception D = Selects 8-bit reception										
bit 5	SREN: Sir	ngle Receive	e Enable bit									
	Asynchron	ous mode:										
	Don't ca											
		bles single										
	0 = Disa	ables single	receive	n is complet	A							
		bus mode - s			c.			1				
		in this mod				1						
bit 4	CREN: Co	ntinuous Re	eceive Enab	le b <mark>it</mark>								
	Asynchron	ious mode:										
		1 = Enables continuous receive										
		0 = Disables continuous receive										
		<u>Synchronous mode</u> : 1 = Enables continuous receive until enable bit CREN is cleared (CREN override)										
		0 = Disables continuous receive										
bit 3	ADEN: Ad	dress Deteo	t Enable bit									
	Asynchron	ious mode 9	9-bit (RX9 =	<u>1)</u> :				1890				
	1 = Enal	<u>Asynchronous mode 9-bit (RX9 = 1)</u> : 1 = Enables address detection, enable interrupt and load of the receive buffer when RSR<8>										
	is se			all hutariana				o o onite deite				
- IEI-a		ioles addres iou <u>s mode</u> 8			e received, and	i ninth dit ca	n be used a	is parity bit				
		in this mode		<u>,</u>	A a	a 3.4 -		a Va				
	Synchrono	ous mode		v	parts and the							
		in this mode										
bit 2		aming Error										
			n be update	d by reading	RCREG regis	ster and reco	eive next va	alid byte)				
	0 = No fra	-										
bit 1		errun Error										
	1 = Overru 0 = No ove		n be cleared	by clearing	bit CREN)							
hit O			ad data (Ca	n ha narity k	. ;+)							
bit 0	KAYD: 9th		veu uata (Ca	an be parity t	אנ)							
	Legend:											
	R = Reada	able bit	W = V	Vritable bit	U = Unimp	lemented b	it, read as '	0'				
	-n = Value	at POR	'1' = E	Bit is set	'0' = Bit is	cleared	x = Bit is u	nknown				
	L											

REGISTER 12-2: RCSTA – RECEIVE STATUS AND CONTROL REGISTER (ADDRESS: 18h)

12.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 12-1 shows the formula for computation of the baud rate for different USART modes, which only apply in Master mode (internal clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRG register can be calculated using the formula in Table 12-1. From this, the error in baud rate can be determined.


Example 12-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600

BRGH = 0

SYNC = 0

EQUATION 12-1: CALCULATING BAUD RATE ERROR



It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared) and ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

The data on the RB1/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

1. 0

TABLE 12-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	NA

Legend: X = value in SPBRG (0 to 255)

TABLE 12-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	x000 0000x
99h	SPBRG	Baud Ra	aud Rate Generator Register							0000 0000	0000 0000
<u> </u>	· .										

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for the BRG.

17

^{© 2007} Microchip Technology Inc.

BAUD	Fosc = 20 N	۱Hz	SPBRG	16 MHz		SPBRG	10 MHz		SPBRG
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)
0.3	NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	—	NA	—	_	NA	—	—
2.4	NA	—	—	NA	—		NA	—	—
9.6	NA	—	—	NA	—		9.766	+1.73%	255
19.2	19.53	+1.73%	255	19.23	+0.16%	207	19.23	+0.16%	129
76.8	76.92	+0.16%	64	76.92	+0.16%	51	75.76	-1.36%	32
96	96.15	+0.16%	51	95.24	-0.79%	41	96.15	+0.16%	25
300	294.1	-1.96	16	307.69	+2.56%	12	312.5	+4.17%	7
500	500	0	9	500	0	7	500	0	4
HIGH	5000	_	0	4000	4 -	0	2500	11-	0
LOW	19.53	_	255	15.625	_	255	9.766	// -	255

TABLE 12-3: BAUD RATES FOR SYNCHRONOUS MODE

BAUD	Fosc = 7.15	909 MHz	SPBRG value	5.0688 MHz		SPBRG value	4 MHz		SPBRG value
RATE (K)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)
0.3	NA	1 — sa	_	NA	-	+/	NA	_	— 1
1.2	NA	-/-	—	NA	-	1-	NA	/-	—
2.4	NA	-	—	NA	—	// -	NA	//	—
9.6	9.622	+0.23%	185	9.6	0	131	9.615	+0.16%	103
19.2	19.24	+0.23%	92	19.2	0	65	19.231	+0.16%	51
76.8	77.82	+1.32	22	79.2	+3.13%	15	75.923	+0.16%	12
96	94.20	-1.88	18	97.48	+1.54%	12	1000	+4.17%	9
300	298.3	-0.57	5	316.8	5.60%	3	NA	_	- 1
500	NA	—	—	NA	_	_	NA	—	_
HIGH	1789.8	_	0	1267	_	0	100	_	0
LOW	6.991	a = 7	255	4.950	- En	255	3.906	-	255
EU	eci	181		ca	5	An	114	20	

BAUD	Fosc = 3.57	9545 MHz	SPBRG	1 MHz		SPBRG	32.768 kHz		SPBRG
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)
0.3	NA	_	_	NA	_	_	0.303	+1.14%	26
1.2	NA	_	_	1.202	+0.16%	207	1.170	-2.48%	6
2.4	NA	—	—	2.404	+0.16%	103	NA	_	_
9.6	9.622	+0.23%	92	9.615	+0.16%	25	NA	_	_
19.2	19.04	-0.83%	46	19.24	+0.16%	12	NA	_	_
76.8	74.57	-2.90%	11	83.34	+8.51%	2	NA	—	_
96	99.43	+3.57%	8	NA	_	_	NA	_	_
300	298.3	0.57%	2	NA	_	_	NA	_	_
500	NA	_	—	NA	—	—	NA	—	—
HIGH	894.9	_	0	250	_	0	8.192	_	0
LOW	3.496	—	255	0.9766	_	255	0.032	—	255

DS40044F-page 74

© 2007 Microchip Technology Inc.

BAUD	Fosc = 20 M	/IHz	SPBRG	16 MHz		SPBRG	10 MHz		SPBRG
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)
0.3	NA	_	_	NA	_	_	NA	_	_
1.2	1.221	+1.73%	255	1.202	+0.16%	207	1.202	+0.16%	129
2.4	2.404	+0.16%	129	2.404	+0.16%	103	2.404	+0.16%	64
9.6	9.469	-1.36%	32	9.615	+0.16%	25	9.766	+1.73%	15
19.2	19.53	+1.73%	15	19.23	+0.16%	12	19.53	+1.73V	7
76.8	78.13	+1.73%	3	83.33	+8.51%	2	78.13	+1.73%	1
96	104.2	+8.51%	2	NA	_	_	NA	_	_
300	312.5	+4.17%	0	NA	_	_	NA	-	-
500	NA	_	14	NA		_	NA	//-	-
HIGH	312.5	_	0	250	_	0	156.3	_	0
LOW	1.221	/	255	0.977		255	0.6104	_	255

TABLE 12-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	Fosc = 7.15	909 MHz	SPBRG	5.0688 MHz		SPBRG	4 MHz		SPBRG
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal
0.3	NA		—	0.31	+3.13%	255	0.3005	-0.17%	207
1.2	1.203	+0.23%	92	1.2	0	65	1.202	+1.67%	51
2.4	2.380	-0.83%	46	2.4	0	32	2.404	+1.67%	25
9.6	9.322	-2.90%	11	9.9	+3 .13%	7	NA	-	
19.2	18.64	-2.90%	5	19.8	+3.13%	3	NA	-	
76.8	NA	_	-	79.2	+3.13%	0	NA	/	
96	NA	_	-	NA	-	—	NA	_	
300	NA	—	_	NA	-		NA	_	
500	NA	_	-	NA	_	-	NA	-	
HIGH	111.9	_	0	79.2	_	0	62.500	_	0
LOW	0.437		255	0.3094	and the second	255	3.906	and the second second	255
110	nti	PÓI	nic	11	57		1D	1	

BAUD	Fosc = 3.57	9545 MHz	SPBRG	1 MHz		SPBRG	32.768 kHz	-	SPBRG
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)
0.3	0.301	+0.23%	185	0.300	+0.16%	51	0.256	-14.67%	1
1.2	1.190	-0.83%	46	1.202	+0.16%	12	NA	—	_
2.4	2.432	+1.32%	22	2.232	-6.99%	6	NA	_	_
9.6	9.322	-2.90%	5	NA	_	_	NA	_	_
19.2	18.64	-2.90%	2	NA	_	—	NA	—	_
76.8	NA	_	_	NA	_	_	NA	_	_
96	NA	_	_	NA	_	_	NA	_	_
300	NA	_	_	NA	_	_	NA	—	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	55.93	_	0	15.63	_	0	0.512	_	0
LOW	0.2185	_	255	0.0610	_	255	0.0020	_	255

 $\ensuremath{\textcircled{}^{\odot}}$ 2007 Microchip Technology Inc.

TABLE 12-5:	BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	Fosc = 20 N	1Hz	SPBRG	16 MHz		SPBRG	10 MHz		SPBRG
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)
9600	9.615	+0.16%	129	9.615	+0.16%	103	9.615	+0.16%	64
19200	19.230	+0.16%	64	19.230	+0.16%	51	18.939	-1.36%	32
38400	37.878	-1.36%	32	38.461	+0.16%	25	39.062	+1.7%	15
57600	56.818	-1.36%	21	58.823	+2.12%	16	56.818	-1.36%	10
115200	113.636	-1.36%	10	111.111	-3.55%	8	125	+8.51%	4
250000	250	0	4	250	0	3	NA	_	_
625000	625	0	1	NA	_	_	625	0	0
1250000	1250	0	0	NA		—	NA		

			5		10				
BAUD	Fosc = 7.16	MHz	SPBRG value	5.068 MHz		SPBRG value	4 MHz	1	SPBRG value
RATE (K)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)
9600	9.520	-0.83%	46	9598.485	0.016%	32	9 615.385	0.160%	25
19200	19.454	+1.32%	22	18632.35	-2.956%	16	19230.77	0.160%	12
38400	37.286	-2.90%	11	39593.75	3.109%	7	35714.29	-6.994%	6
57600	55.930	-2.90%	7	52791.67	-8.348%	5	62500	8.507%	3
115200	111.860	-2.90%	3	105583.3	-8.348%	2	125000	8.507%	1
250000	NA	4	_	316750	26.700%	0	250000	0.000%	0
625000	NA	/ _	_	NA	//	- 3	NA	_	—
1250000	NA		—	NA		- /	NA	—	—
						20			1

BAUD	Fosc = 3.579 MHz		SPBRG	1 MHz		SPBRG	32.768 kHz		SPBRG
RATE (K)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)	KBAUD	ERROR	value (decimal)
9600	9725.543	1.308%	22	8.928	-6.994%	6	NA	NA	NA
19200	18640.63	-2.913%	11	20833.3	8.507%	2	NA	NA	NA
38400	37281.25	-2.913%	5	31250	-18.620%	. A 1 _	NA	NA	NA _
57600	55921.88	-2.913%	3	62500	+8.507	-0-0-	NA	NA	NA
115200	111243.8	-2.913%	1	NA	_	_	NA	NA	NA
250000	223687.5	-10.525%	0	NA	_	_	NA	NA	NA
625000	NA	_	_	NA	_	_	NA	NA	NA
1250000	NA	_	_	NA	_	_	NA	NA	NA

12.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-tozero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8-bit. A dedicated 8-bit baud rate generator is used to derive baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during Sleep.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

12.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 12-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/ disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- **Note 1:** The TSR register is not mapped in data memory so it is not available to the user.
 - 2: Flag bit TXIF is set when enable bit TXEN is set.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the Baud Rate Generator (BRG) has produced a shift clock (Figure 12-1). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 12-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result the RB2/TX/CK pin will revert to high-impedance.


In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.

S.A. de C.V.

^{© 2007} Microchip Technology Inc.

PIC16F627A/628A/648A

FIGURE 12-1: USART TRANSMIT BLOCK DIAGRAM



Follow these steps when setting up an Asynchronous Transmission:

- 1. TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Initialize the SPBRG register for the appropriate 2. baud rate. If a high-speed baud rate is desired, set bit BRGH. (Section 12.1 "USART Baud Rate Generator (BRG)").
- Enable the asynchronous serial port by clearing 3. bit SYNC and setting bit SPEN.
- 4. If interrupts are desired, then set enable bit TXIE
- 5. If 9-bit transmission is desired, then set transmit bit TX9.
- 6. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Load data to the TXREG register (starts 8. transmission).




FIGURE 12-2:

DS40044F-page 78

© 2007 Microchip Technology Inc.

S.A. de C.V.

www.agelectronica.com

PIC16F627A/628A/648A

FIGURE 12-3: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)




TABLE 12-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	-	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 - 000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Trai	nsmit Da	ta Registe	er			/	-	0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	-	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG Baud Rate Generator Register									0000 0000	0000 0000
Languadi					tione need			1			

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Transmission.

Electrónica S.A. de C.V.

www.agelectronica.com

^{© 2007} Microchip Technology Inc.

12.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 12-4. The data is received on the RB1/RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

When Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the Receive (serial) Shift Register (RSR). After sampling the Stop bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read-only bit, which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a two-deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR register. On the detection of the Stop bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, so it is essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a Stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG, will load bits RX9D and FERR with new values, therefore it is essential for the user to read the RCSTA register before reading RCREG register in order not to lose the old FERR and RX9D information.





FIGURE 12-4: USART RECEIVE BLOCK DIAGRAM

DS40044F-page 80

www.agelectronica.com

FIGURE 12-5: ASYNCHRONOUS RECEPTION WITH ADDRESS DETECT

RB1/RX/DT (Pin)Start	bit 0 bit 1 5 bit 8 Stop	Start bit 0 5 bit 8	Stop		
RCV Shift Reg		((((
RCV Buffer Reg	bit 8 = 0, Data Byte	bit 8 = 1, Address Byte	Word 1		
Read RCV Buffer Reg RCREG	<u></u>	<u></u>	RCREG	<u> </u>	ſ
RCIF (interrupt flag)					/
ADEN = 1 ^{(1'} (Address Match Enable)	<u>-</u>		<u>.</u>	<u> </u>	<u>'1'</u>
0	agram shows a data byte follow er) because ADEN = 1 and bit 8		data byte is	not read ir	nto the RCREG






FIGURE 12-7:

ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST FOLLOWED BY VALID DATA BYTE

RB1/RX/DT (pin	Start bit_bit 0 / bit 1 / 5 / bit 8 / Stop bit_bit_bit 0 / 5 / bit 8 / Stop bit_bit_bit 0 / 5 / bit 8 / Stop
RCV Shift Reg RCV Buffer Re	
Read RCV Buffer Reg RCREG	
RCIF (Interrupt Flag	, <u>_</u> <u>_</u> <u>_</u> <u>_</u> <u>_</u> <u>_</u>
ADEN (Address Mato Enable)	.h
	This timing diagram shows an address byte followed by an data byte. The data byte is read into the RCREG (Receive Buffer) because ADEN was updated after an address match, and was cleared to a '0', so the contents of the Receive Shift Register (RSR) are read into the Receive Buffer regardless of the value of bit 8.

© 2007 Microchip Technology Inc.

www.agelectronica.com

Follow these steps when setting up an Asynchronous Reception:

- 1. TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH. (Section 12.1 "USART Baud Rate Generator (BRG)").
- 3. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. Enable the reception by setting bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If an OERR error occurred, clear the error by clearing enable bit CREN.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu PC	e on DR		e on ther sets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000	-000	0000	-000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000	000x	0000	000x
1Ah	RCREG	USART R	eceive D	Data Regi	ster			1	11	0000	0000	0000	0000
8Ch	PIE1	/ EEIE	CMIE	RCIE	TXIE	14-1	CCP1IE	TMR2IE	TMR1IE	0000	-000	0000	-000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000	-010
99h	SPBRG	Baud Rate	Baud Rate Generator Register								0000	0000	0000

TABLE 12-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

12.3 USART Address Detect Function

12.3.1 USART 9-BIT RECEIVER WITH ADDRESS DETECT

When the RX9 bit is set in the RCSTA register, 9 bits are received and the ninth bit is placed in the RX9D bit of the RCSTA register. The USART module has a special provision for multiprocessor communication. Multiprocessor communication is enabled by setting the ADEN bit (RCSTA<3>) along with the RX9 bit. The port is now programmed such that when the last bit is received, the contents of the Receive Shift Register (RSR) are transferred to the receive buffer, the ninth bit of the RSR (RSR<8>) is transferred to RX9D, and the receive interrupt is set if and only if RSR<8> = 1. This feature can be used in a multiprocessor system as follows:

A master processor intends to transmit a block of data to one of many slaves. It must first send out an address byte that identifies the target slave. An address byte is identified by setting the ninth bit (RSR<8>) to a '1' (instead of a '0' for a data byte). If the ADEN and RX9 bits are set in the slave's RCSTA register, enabling multiprocessor communication, all data bytes will be ignored. However, if the ninth received bit is equal to a '1', indicating that the received byte is an address, the slave will be interrupted and the contents of the RSR register will be transferred into the receive buffer. This allows the slave to be interrupted only by addresses, so that the slave can examine the received byte to see if it is being addressed. The addressed slave will then clear its ADEN bit and prepare to receive data bytes from the master.

When ADEN is enabled (= 1), all data bytes are ignored. Following the Stop bit, the data will not be loaded into the receive buffer, and no interrupt will occur. If another byte is shifted into the RSR register, the previous data byte will be lost. The ADEN bit will only take effect when the receiver is configured in 9-bit mode (RX9 = 1). When ADEN is disabled (= 0), all data bytes are received and the 9th bit can be used as the parity bit.

The receive block diagram is shown in Figure 12-4.

Reception is enabled by setting bit CREN (RCSTA<4>).

12.3.1.1 Setting up 9-bit mode with Address Detect

Follow these steps when setting up Asynchronous Reception with Address Detect Enabled:

- TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- 2. Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH.
- 3. Enable asynchronous communication by setting or clearing bit SYNC and setting bit SPEN.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. Set bit RX9 to enable 9-bit reception.
- 6. Set ADEN to enable address detect.
- 7. Enable the reception by setting enable bit CREN or SREN.
- 8. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the 8-bit received data by reading the RCREG register to determine if the device is being addressed.
- 10. If an OERR error occurred, clear the error by clearing enable bit CREN if it was already set.
- If the device has been addressed (RSR<8> = 1 with address match enabled), clear the ADEN and RCIF bits to allow data bytes and address bytes to be read into the receive buffer and interrupt the CPU.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART	Receive	Data Reg	gister					0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

TABLE 12-8: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

^{© 2007} Microchip Technology Inc.

12.4 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition enable bit SPEN (RCSTA<7>) is set in order to configure the RB2/TX/CK and RB1/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

12.4.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 12-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcycle), the TXREG is empty and interrupt bit, TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 12-8). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 12-9). This is advantageous when slow baud rates are selected, since the BRG is kept in Reset when bits TXEN, CREN and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally, when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to highimpedance. If either bit CREN or bit SREN is set during a transmission, the transmission is aborted and the DT pin reverts to a high-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic however is not reset although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting since bit TXEN is still set. The DT line will immediately switch from high-impedance Receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Follow these steps when setting up a Synchronous Master Transmission:

- 1. TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Initialize the SPBRG register for the appropriate baud rate (Section 12.1 "USART Baud Rate Generator (BRG)").
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. If interrupts are desired, then set enable bit TXIE.
- 5. If 9-bit transmission is desired, then set bit TX9.
- 6. Enable the transmission by setting bit TXEN.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 8. Start each transmission by loading data to the TXREG register.

TABLE 12-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION										
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	0000 000x
TXREG	USART T	ransmit	Data Re	gister					0000 0000	0000 0000
PIE1	EEIE	CMIE	RCIE	TXIE		CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG Baud Rate Generator Register									0000 0000	0000 0000
	Name PIR1 RCSTA TXREG PIE1 TXSTA	NameBit 7PIR1EEIFRCSTASPENTXREGUSART TPIE1EEIETXSTACSRC	NameBit 7Bit 6PIR1EEIFCMIFRCSTASPENRX9TXREGUSART TansmitPIE1EEIECMIETXSTACSRCTX9	NameBit 7Bit 6Bit 5PIR1EEIFCMIFRCIFRCSTASPENRX9SRENTXREGUSART Transmit Data RePIE1EEIECMIERCIETXSTACSRCTX9TXEN	NameBit 7Bit 6Bit 5Bit 4PIR1EEIFCMIFRCIFTXIFRCSTASPENRX9SRENCRENTXREGUSART TANSTIT DATA REGISTERUSARTTATEPIE1EEIECMIERCIETXIETXSTACSRCTX9TXENSYNC	NameBit 7Bit 6Bit 5Bit 4Bit 3PIR1EEIFCMIFRCIFTXIF—RCSTASPENRX9SRENCRENADENTXREGUSART Transmit Data RejesterPIE1EEIECMIERCIETXIEPIE1EEIECMIERCIETXIE—TXSTACSRCTX9TXENSYNC—	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2PIR1EEIFCMIFRCIFTXIF—CCP1IFRCSTASPENRX9SRENCRENADENFERRTXREGUSART Transmit Data RegisterUSART—CCP1IEPIE1EEIECMIERCIETXIE—CCP1IETXSTACSRCTX9TXENSYNC—BRGH	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1PIR1EEIFCMIFRCIFTXIF—CCP1IFTMR2IFRCSTASPENRX9SRENCRENADENFERROERRTXREGUSART Transmit Data RegisterUSARTTXIE—CCP1IETMR2IEPIE1EEIECMIERCIETXIE—CCP1IETMR2IETXSTACSRCTX9TXENSYNC—BRGHTRMT	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0PIR1EEIFCMIFRCIFTXIF—CCP1IFTMR2IFTMR1IFRCSTASPENRX9SRENCRENADENFERROERRRX9DTXREGUSART Transmit Data RegisterUSARTTMR2IFTMR2IFTMR1IEPIE1EEIECMIERCIETXIE—CCP1IETMR2IETMR1IETXSTACSRCTX9TXENSYNC—BRGHTRMTTX9D	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Value on PORPIR1EEIFCMIFRCIFTXIF—CCP1IFTMR2IFTMR1IF0000-000RCSTASPENRX9SRENCRENADENFERROERRRX9D0000000xTXREGUSART Transmit Data Register0000TMR2IFTMR1IE0000-000PIE1EEIECMIERCIETXIE—CCP1IETMR2IETMR1IE0000-000TXSTACSRCTX9TXENSYNC—BRGHTRMTTX9D0000-010

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

FIGURE 12-8: SYNCHRONOUS TRANSMISSION





FIGURE 12-9: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



www.agelectronica.com

^{© 2007} Microchip Technology Inc.

12.4.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is sampled on the RB1/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read-only bit which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a twodeep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register, will load bit RX9D with a new value, therefore it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old RX9D information.


Follow these steps when setting up a Synchronous Master Reception:

- 1. TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Initialize the SPBRG register for the appropriate baud rate. (Section 12.1 "USART Baud Rate Generator (BRG)").
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, then set enable bit RCIE.
- 6. If 9-bit reception is desired, then set bit RX9.
- 7. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- 8. Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 9. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an OERR error occurred, clear the error by clearing bit CREN.

ABLE 12-10. RECIGIERO ASSOCIATED WITH STREET CONCESS MASTER RECEIL TON											
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART F	Receive	Data Re	gister					0000 0000	0000 0000
8Ch	PIE1	EPIE	CMIE	RCIE	TXIE		CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Ra	Baud Rate Generator Register							0000 0000	0000 0000

TABLE 12-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous master reception.



12.5 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RB2/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in Sleep mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

12.5.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Follow these steps when setting up a Synchronous Slave Transmission:

- TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 3. Clear bits CREN and SREN.
- 4. If interrupts are desired, then set enable bit TXIE.
- 5. If 9-bit transmission is desired, then set bit TX9.
- 6. Enable the transmission by setting enable bit TXEN.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 8. Start transmission by loading data to the TXREG register.

^{© 2007} Microchip Technology Inc.

12.5.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical except in the case of the Sleep mode. Also, bit SREN is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during Sleep. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Follow these steps when setting up a Synchronous Slave Reception:

- 1. TRISB<1> and TRISB<2> should both be set to '1' to configure the RB1/RX/DT and RB2/TX/CK pins as inputs. Output drive, when required, is controlled by the peripheral circuitry.
- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If an OERR error occurred, clear the error by clearing bit CREN.

TABLE 12-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART 1	Fransmit	Data Re		0000 0000	0000 0000				
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE		CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG Baud Rate Generator Register								-	0000 0000	0000 0000
Legend	x = linknown = unimplemented read as '0'. Shaded cells are not used for synchronous slave transmission										

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous slave transmission.

TABLE 12-12: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART F	Receive	Data Re		0000 0000	0000 0000				
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Ra	Baud Rate Generator Register							0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous slave reception.

13.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead it is indirectly addressed through the Special Function Registers (SFRs). There are four SFRs used to read and write this memory. These registers are:

- EECON1
- EECON2 (Not a physically implemented register)
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. PIC16F627A/628A devices have 128 bytes of data EEPROM with an address range from 0h to 7Fh. The PIC16F648A device has 256 bytes of data EEPROM with an address range from 0h to FFh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip-to-chip. Please refer to AC specifications for exact limits.

When the device is code-protected, the CPU can continue to read and write the data EEPROM memory. A device programmer can no longer access this memory.

Additional information on the data EEPROM is available in the PIC[®] Mid-Range Reference Manual (DS33023).

REGISTER 13-1:	EEDATA – EEPROM DATA REGISTER (ADDRESS: 9Ah)
----------------	--

GISTER 13-1:	EEDAIA -	EEPROM	DAIA RE	GISTER (A	ADDRESS: 9	PAh)	·	
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0
	bit 7							bit 0
bit 7-0	EEDATn: E	Byte value to	o Write to <mark>or</mark>	Read from	data EEPROM	1 memory lo	cation.	
	Legend:							
	R = Reada	ble bit	VV = V	Vritable bit	U = Unimp	lemented b	it, read as '	0'
	-n = Value	at POR	'1' = E	Bit is set	'0' = Bit is	cleared	x = Bit is ur	nknown

REGISTER 13-2:



EEADR – EEPROM ADDRESS REGISTER (ADDRESS: 9Bh)

	R/W-x							
177	EADR7	EADR6	EADR5	EADR4	EADR3	EADR2	EADR1	EADR0
	bit 7		100	1.796	le U	A CA		bit 0

bit 7 PIC16F627A/628A

Unimplemented Address: Must be set to '0'

PIC16F648A

bit 6-0

EEADR: Set to '1' specifies top 128 locations (128-255) of EEPROM Read/Write Operation **EEADR:** Specifies one of 128 locations of EEPROM Read/Write Operation

.

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

^{© 2007} Microchip Technology Inc.

13.1 EEADR

The PIC16F648A EEADR register addresses 256 bytes of data EEPROM. All eight bits in the register (EEADR<7:0>) are required.

The PIC16F627A/628A EEADR register addresses only the first 128 bytes of data EEPROM so only seven of the eight bits in the register (EEADR<6:0>) are required. The upper bit is address decoded. This means that this bit should always be '0' to ensure that the address is in the 128 byte memory space.

13.2 EECON1 and EECON2 Registers

EECON1 is the control register with four low order bits physically implemented. The upper-four bits are non-existent and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATA and EEADR registers.

Interrupt flag bit EEIF in the PIR1 register is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence.

EECON1 -	- EEPRON	CONTRO	L REGI	STER	1 (ADDR	ESS: 9Ch)	
U-0	U-0	U-0	U-0		R/W-x	R/W-0	R/S-0	R/S-0
—		—	—	V	VRERR	WREN	WR	RD
bit 7								bit 0
Unimplem	ented: Read	d as '0'						
WRERR: E	EPROM Er	ror Flag bit						
normal 0 = The wr	operation o ite operation	r BOR Res n completed	et)	ated (ar	NY MCLR F	Reset, any V	WDT Reset	t during
			t					
	,		NON					
1 = initiate: can on	s a write cyc ly be set (nc	t cleared) in	n software	э.	rdware ond	ce write is c	omplete. T	he WR bit
RD: Read	Control bit							
can on	 1 = Initiates an EEPROM read (read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software). 0 = Does not initiate an EEPROM read 							he RD bit
Legend:								
R = Reada	ble bit	W = V	Vritable bi	t L	J = Unimpl	emented bi	t, read as '	0'
-n = Value	at POR	'1' = E	Bit is set	"(0' = Bit is c	leared	x = Bit is u	nknown
	U-0 bit 7 Unimplem WRERR: E 1 = A write normal 0 = The wr WREN: EE 1 = Allows 0 = Inhibits WR: Write 1 = initiates can on 0 = Write o RD: Read O 1 = Initiates can on 0 = Does n	U-0 U-0 bit 7 Unimplemented: Read WRERR: EEPROM End 1 = A write operation of 0 = The write operation of 0 = The write operation of WREN: EEPROM Write 1 = Allows write cycless 0 = Inhibits write to the WR: Write Control bit 1 = initiates a write cycle can only be set (not 0 = Write cycle to the of RD: Read Control bit 1 = Initiates an EEPRO can only be set (not 0 = Does not initiate an	U-0 U-0 — — bit 7 Unimplemented: Read as '0' WRERR: EEPROM Error Flag bit 1 = A write operation is premature normal operation or BOR Ress 0 = The write operation completed WREN: EEPROM Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the data EEPR WR: Write Control bit 1 = initiates a write cycle. (The bit can only be set (not cleared) in 0 = Write cycle to the data EEPROR RD: Read Control bit 1 = Initiates an EEPROM read (re can only be set (not cleared) in 0 = Does not initiate an EEPROM I = Initiates an EEPROM read (re can only be set (not cleared) in 0 = Does not initiate an EEPROM	U-0 U-0 U-0 bit 7 Unimplemented: Read as '0' WRERR: EEPROM Error Flag bit 1 = A write operation is prematurely terminal operation or BOR Reset) 0 = The write operation completed WREN: EEPROM Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the data EEPROM WR: Write Control bit 1 = initiates a write cycle. (The bit is cleared can only be set (not cleared) in software 0 = Write cycle to the data EEPROM is com RD: Read Control bit 1 = Initiates an EEPROM read (read takes of can only be set (not cleared) in software 0 = Does not initiate an EEPROM read Elegend: R = Readable bit W = Writable bit	U-0 U-0 U-0 Image: Second	U-0 U-0 U-0 RW-x inimplemented: Read as '0' WRERR: WRERR: EEPROM Error Flag bit 1 = A write operation is prematurely terminated (any MCLR Finormal operation or BOR Reset) 0 = The write operation completed WREN: EEPROM Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the data EEPROM WR: Write Control bit 1 = initiates a write cycle. (The bit is cleared by hardware one can only be set (not cleared) in software. 0 = Write cycle to the data EEPROM is complete RD: Read Control bit 1 = Initiates an EEPROM read (read takes one cycle. RD is of can only be set (not cleared) in software). 0 = Does not initiate an EEPROM read Legend: R = Readable bit W = Writable bit U = Unimple	U-0 U-0 U-0 R/W-x R/W-0 indication indication indication indication indication bit 7 Unimplemented: Read as '0' WRERR: EEPROM Error Flag bit indication indication 1 = A write operation is prematurely terminated (any MCLR Reset, any Morrian operation or BOR Reset) indication indication indication 0 = The write operation completed WREN: EEPROM Write Enable bit indication indication indication WREN: EEPROM Write Enable bit indication indication indication indication 0 = The write operation completed WREN: EEPROM Write Enable bit indication indication indication WREN: EEPROM Write Enable bit i = Allows write cycles iiiiiii = anon operation completed iiii = anon operation iiiii =	- - WRERR WREN WR bit 7 Unimplemented: Read as '0' WRERR: EEPROM Error Flag bit 1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset normal operation or BOR Reset) 0 = The write operation completed WREN: EEPROM Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the data EEPROM WR: Write Control bit 1 = initiates a write cycle. (The bit is cleared by hardware once write is complete. T can only be set (not cleared) in software. 0 = Write cycle to the data EEPROM is complete RD: Read Control bit 1 = Initiates an EEPROM read (read takes one cycle. RD is cleared in hardware. T can only be set (not cleared) in software). 0 = Does not initiate an EEPROM read Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 'n

13.3 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>). The data is available, in the very next cycle, in the EEDATA register; therefore it can be read in the next instruction. EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 13-1: DATA EEPROM READ

BSF	STATUS, RPO	;Bank 1
MOVLW	CONFIG_ADDR	;
MOVWF	EEADR	;Address to read
BSF	EECON1, RD	;EE Read
MOVF	EEDATA, W	;W = EEDATA
BCF	STATUS, RPO	;Bank 0

13.4 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte.

EXAMPLE 13-2: DATA EEPROM WRITE

1		11 J	and the second se	
		BSF	STATUS, RPO	;Bank 1
	11	BSF	EECON1, WREN	;Enable write
đ	1	BCF	INTCON, GIE	;Disable INTs.
		BTFSC	INTCON,GIE	;See AN576
		GOTO	\$-2	
		MOVLW	55h	;
	b d	MOVWF	EECON2	;Write 55h
	uire	MOVLW	AAh	;
	eq.	MOVWF	EECON2	;Write AAh
	ω	BSF	EECON1,WR	;Set WR bit
		\mathcal{ACA}		;begin write
		BSF INT	CON, GIE	;Enable INTs.

The write will not initiate if the above sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will cause the data not to be written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit in the PIR1 registers must be cleared by software.

13.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the Data EEPROM should be verified (Example 13-3) to the desired value to be written. This should be used in applications where an EEPROM bit will be stressed near the specification limit.

EXAMPLE 13-3: WRITE VERIFY

13.6 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also when enabled, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

^{© 2007} Microchip Technology Inc.

13.7 Using the Data EEPROM

The data EEPROM is a high endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM (specification D124) without exceeding the total number of write cycles to a single byte (specifications D120 and D120A). If this is the case, then an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 13-4.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification D124.

EXAMPLE 13-4: DATA EEPROM REFRESH ROUTINE

BANKSEL CLRF BCF	0X80 EEADR INTCON, GIE	;select Bank1 ;start at address 0 ;disable interrupts
BTFSC	INTCON, GIE	;see AN576
GOTO	\$ - 2	
BSF	EECON1, WREN	;enable EE writes
Loop		
BSF	EECON1, RD	;retrieve data into EEDATA
MOVLW	0x55	;first step of
MOVWF	EECON2	; required sequence
MOVLW	0xAA	;second step of
MOVWF	EECON2	; required sequence
BSF	EECON1, WR	;start write sequence
BTFSC	EECON1, WR	;wait for write complete
GOTO #IFDEF16F64	\$ - 1 8A	;256 bytes in 16F648A
INCFSZ	EEADR, f	;test for end of memory
#ELSE		;128 bytes in 16F627A/628A
INCF	EEADR, f 🎾	;next address
BTFSS #ENDIF	EEADR, 7	;test for end of memory ;end of conditional assembly
GOTO	Loop	;repeat for all locations
BCF	EECON1, WREN	;disable EE writes
BSF		;enable interrupts (optional)
201		,

PIC16F627A/628A/648A

13.8 Data EEPROM Operation During Code-Protect

When the device is code-protected, the CPU is able to read and write data to the data EEPROM.

TABLE 13-1 :	REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets
9Ah	EEDATA	EEPRO	M Data R	egister						xxxx xxxx	uuuu uuuu
9Bh	EEADR	EEPRO	M Addres	s Registe	er					XXXX XXXX	uuuu uuuu
9Ch	EECON1	_	_	_		WRERR	WREN	WR	RD	x000	q000
9Dh EECON2 ⁽¹⁾ EEPROM Control Register 2											
I ogond:	w – unkno		nchange	1 – uniu	molemen	tod road as	$(0)' \alpha = V \alpha$	alua danan	de unon co	ndition	

Note 1: EECON2 is not a physical register.

Electrónica S.A. de C.V.

www.agelectronica.com

DS40044F-page 93

www.agelectronica.com

^{© 2007} Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A

NOTES:



Electrónica S.A. de C.V.

DS40044F-page 94

 $\ensuremath{\textcircled{}^{\circ}}$ 2007 Microchip Technology Inc.

14.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real-time applications are what sets a microcontroller apart from other processors. The PIC16F627A/628A/648A family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection.

These are:

- 1. OSC selection
- 2. Reset
- 3. Power-on Reset (POR)
- 4. Power-up Timer (PWRT)
- 5. Oscillator Start-Up Timer (OST)
- 6. Brown-out Reset (BOR)
- 7. Interrupts
- 8. Watchdog Timer (WDT)
- 9. Sleep
- 10. Code protection
- 11. ID Locations
- 12. In-Circuit Serial Programming[™] (ICSP[™])

The PIC16F627A/628A/648A has a Watchcog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs. With these three functions on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low current Power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

14.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See *"PIC16F627A/628A/648A EEPROM Memory"*

Programming Specification" (DS41196) for additional information.



S.A. de C.V.

^{© 2007} Microchip Technology Inc.

REGISTER 14-1: CONFIG – CONFIGURATION WORD REGISTER

CP		- CPD	LVP	BOREN	MCLRE	FOSC2	PWRTE	WDTE	F0SC1	F0SC0
bit 13				-	-					bit 0
bit 13:	CP : Flash Program Memory (PIC16F648A)	Code Protection bit ⁽²	2)							
	1 = Code protection of 0 = 0000h to 0FFFh co <u>(PIC16F628A)</u> 1 = Code protection of	ode-protected								
	0 = 0000h to 07FFh co (<u>PIC16F627A)</u> 1 = Code protection of	ode-protected f								
bit 12-9:	0 = 0000h to 03FFh co Unimplemented: Read as '									
Dit 12-9.		0								
bit 8:	CPD : Data Code Protection 1 = Data memory code prote 0 = Data memory code-prote	ection off								
bit 7:	LVP: Low-Voltage Program 1 = RB4/PGM pin has PGM 0 = RB4/PGM is digital I/O,	function, low-voltage								
bit 6:	BOREN: Brown-out Reset E 1 = BOR Reset enabled 0 = BOR Reset disabled	inable bit ⁽¹⁾								
bit 5:	MCLRE: RA5/MCLR/VPP Pi 1 = RA5/MCLR/VPP pin func 0 = RA5/MCLR/VPP pin func	tion is MCLR	ICLR inter	nally tied to	Vdd	1				
bit 3:	PWRTE : Power-up Timer En 1 = PWRT disabled 0 = PWRT enabled	nable bit ⁽¹⁾								
bit 2:	WDTE: Watchdog Timer Ena 1 = WDT enabled 0 = WDT disabled	able bit				_	-			
bit 4, 1-0:	FOSC<2:0>: Oscillator Sele		<u>M</u>		A		de	D (C.	V
	111 = RC oscillator: CLKO 110 = RC oscillator: I/O fun 101 = INTOSC oscillator: C 100 = INTOSC oscillator: I/ 011 = EC: I/O function on F	ction on RA6/OSC2/C LKOUT function on R O function on RA6/OS RA6/OSC2/CLKOUT p	CLKOUT p RA6/OSC2/ SC2/CLKO bin, CLKIN	in, Resistor /CLKOUT p /UT pin, I/O on RA7/OS	and Capa in, I/O function of SC1/CLKIN	citor on RA ction on RA n RA7/OSC	7/OSC1/CL 7/OSC1/CL 21/CLKIN	KIN		
	010 = HS oscillator: High-s 001 = XT oscillator: Crystal 000 = LP oscillator: Low-po	/resonator on RA6/OS	SC2/CLKO	UT and RA	7/OSC1/C	LKIN	CLKIN			
	Note 1: Enabling Brow PIC16F627/62	n-out Reset does not	t automatic	ally enable	the Power	-up Timer (PWRT) the	way it doe	es on the	
	2: The code prot entire Flash p	ection scheme has ch rogram memory need /628A/648A EEPROM	s to be bul	k erased to	set the CF	bit, turning	g the code	protection	7/628 device off. See	es. The
	628A/ <u>648A E</u>	a EEPROM needs to EPROM Memory Prog s asserted in INTOSC	gramming	Specificatio	<i>n</i> " (DS4119	6) for detail	ils.	otection off	See "PIC	16F627A/
	Lananda									
	Legend:									
	R = Readable bit -n = Value at POR	W = Writable bit '1' = bit is set			t is cleared	ed bit, read		bit is unkn	own	
	II - VAIUE AL FOR	1 - 01113 381		0 = 0			x =		GWII	

14.2 Oscillator Configurations


14.2.1 OSCILLATOR TYPES

The PIC16F627A/628A/648A can be operated in eight different oscillator options. The user can program three configuration bits (FOSC2 through FOSC0) to select one of these eight modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC External Resistor/Capacitor (2 modes)
- INTOSC Internal Precision Oscillator (2 modes)
- EC External Clock In

14.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 14-1). The PIC16F627A/628A/648A oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 14-4).



PIC16F627A/628A/648A

Note
1: A series resistor may be required for AT strip cut crystals.
2: See Table 14-1 and Table 14-2 for recommended

RS(1)

2: See Table 14-1 and Table 14-2 for recommended values of C1 and C2.

Foso

TABLE 14-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Mode	Freq	OSC1(C1)	OSC2(C2)
XT	455 kHz	22-100 pF	22-100 pF
	2.0 MHz	15-68 pF	15-68 pF
	4.0 MHz	15-68 pF	15-68 pF
HS	8.0 MHz	10-68 pF	10-68 pF
	16.0 MHz	10-22 pF	10-22 pF
NL 4			

Note: Higher capacitance increases the stability of the oscillator, but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 14-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Mode	Freq	OSC1(C1)	OSC2(C2)	
LP	32 kHz	15-30 pF	15-30 pF	
	200 kHz	0-15 pF	0-15 pF	
ХТ	100 kHz	68-150 pF	150-200 pF	
	2 MHz	15-30 pF	15-30 pF	
	4 MHz	15-30 pF	15-30 pF	
HS	8 MHz	15-30 pF	15-30 pF	
	10 MHz	15-30 pF	15-30 pF	
	20 MHz	15-30 pF	15-30 pF	

Note:

Higher capacitance increases the stability of the oscillator, but also increases the start-up time. These values are for design guidance only. A series resistor (RS) may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

14.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance, or one with parallel resonance.

Figure 14-2 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The 4.7 ko resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This could be used for external oscillator designs.



RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 14-3 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180° phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 14-3: EXTERNAL SERIES **RESONANT CRYSTAL OSCILLATOR CIRCUIT**




14.2.4 **PRECISION INTERNAL 4 MHz** OSCILLATOR

The internal precision oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and 25°C. See Section 17.0 "Electrical Specifications", for information on variation over voltage and temperature.

14.2.5 **EXTERNAL CLOCK IN**

For applications where a clock is already available elsewhere, users may directly drive the PIC16F627A/ 628A/648A provided that this external clock source meets the AC/DC timing requirements listed in Section 17.6 "Timing Diagrams and Specifications". Figure 14-4 below shows how an external clock circuit should be configured.




www.agelectronica.com

14.2.6 RC OSCILLATOR

For applications where precise timing is not a requirement, the RC oscillator option is available. The operation and functionality of the RC oscillator is dependent upon a number of variables. The RC oscillator frequency is a function of:

- Supply voltage
- Resistor (REXT) and capacitor (CEXT) values
- Operating temperature

The oscillator frequency will vary from unit-to-unit due to normal process parameter variation. The difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to account for the tolerance of the external R and C components. Figure 14-5 shows how the R/C combination is connected.



The RC Oscillator mode has two options that control the unused OSC2 pin. The first allows it to be used as a general purpose I/O port. The other configures the pin as an output providing the Fosc signal (internal clock divided by 4) for test or external synchronization purposes.

14.2.7 CLKOUT

The PIC16F627A/628A/648A can be configured to provide a clock out signal by programming the Configuration Word. The oscillator frequency, divided by 4 can be used for test purposes or to synchronize other logic.

14.2.8 SPECIAL FEATURE: DUAL-SPEED OSCILLATOR MODES

A software programmable dual-speed oscillator mode is provided when the PIC16F627A/628A/648A is configured in the INTOSC oscillator mode. This feature allows users to dynamically toggle the oscillator speed between 4 MHz and 48 kHz nominal in the INTOSC mode. Applications that require low-current power savings, but cannot tolerate putting the part into Sleep, may use this mode.

There is a time delay associated with the transition between fast and slow oscillator speeds. This oscillator speed transition delay consists of two existing clock pulses and eight new speed clock pulses. During this clock speed transition delay, the System Clock is halted causing the processor to be frozen in time. During this delay, the program counter and the CLKOUT stop.

The OSCF bit in the PCON register is used to control Dual Speed mode. See **Section 4.2.2.6** "**PCON Register**", Register 4-6.

14.3 Reset

The PIC16F627A/628A/648A differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during Sleep
- d) WDT Reset (normal operation)
- e) WDT wake-up (Sleep)
- f) Brown-out Reset (BOR)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset, Brown-out Reset, MCLR Reset, WDT Reset and MCLR Reset during Sleep. They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different Reset situations as indicated in Table 14-4. These bits are used in software to determine the nature of the Reset. See Table 14-7 for a full description of Reset states of all registers.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 14-6.

The $\overline{\text{MCLR}}$ Reset path has a noise filter to detect and ignore small pulses. See Table 17-7 for pulse width specification.

 $[\]ensuremath{\textcircled{}^{\circ}}$ 2007 Microchip Technology Inc.

PIC16F627A/628A/648A




FIGURE 14-6: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

Electrónica S.A. de C.V.

DS40044F-page 100

© 2007 Microchip Technology Inc.

14.4 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)

14.4.1 POWER-ON RESET (POR)

The on-chip POR holds the part in Reset until a VDD rise is detected (in the range of 1.2-1.7V). A maximum rise time for VDD is required. See **Section 17.0 "Electrical Specifications"** for details.

The POR circuit does not produce an internal Reset when VDD declines.

When the device starts normal operation (exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure proper operation. If these conditions are not met, the device must be held in Reset via MCLR, BOR or PWRT until the operating conditions are met.

For additional information, refer to Application Note AN607 "*Power-up Trouble Shooting*" (DS00607).

14.4.2 POWER-UP TIMER (PWRT)

The PWRT provides a fixed 72 ms (nominal) time out on power-up (POR) or if enabled from a Brown-out Reset. The PWRT operates on an internal RC oscillator. The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE can disable (if set) or enable (if cleared or programmed) the PWRT. It is recommended that the PWRT be enabled when Brown-out Reset is enabled.

The power-up time delay will vary from chip-to-chip and due to VDD, temperature and process variation. See DC parameters Table 17-7 for details.

14.4.3 OSCILLATOR START-UP TIMER (OST)

The OST provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. Program execution will not start until the OST time out is complete. This ensures that the crystal oscillator or resonator has started and stabilized.


The OST time out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from Sleep. See Table 17-7.

14.4.4 BROWN-OUT RESET (BOR)

The PIC16F627A/628A/648A have on-chip BOR circuitry. A configuration bit, BOREN, can disable (if clear/programmed) or enable (if set) the BOR circuitry. If VDD falls below VBOR for longer than TBOR, the brown-out situation will reset the chip. A Reset is not assured if VDD falls below VBOR for shorter than TBOR. VBOR and TBOR are defined in Table 17-2 and Table 17-7, respectively.

On any Reset (Power-on, Brown-out, Watchdog, etc.), the chip will remain in Reset until VDD rises above VBOR (see Figure 14-7). The Power-up Timer will now be invoked, if enabled, and will keep the chip in Reset an additional 72 ms.

If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-Up Timer will execute a 72 ms Reset. Figure 14-7 shows typical brown-out situations.



© 2007 Microchip Technology Inc.

www.agelectronica.com

www.agelectronica.com

14.4.5 TIME OUT SEQUENCE

On power-up, the time out sequence is as follows: First PWRT time-out is invoked after POR has expired. Then OST is activated. The total time out will vary based on oscillator configuration and \overrightarrow{PWRTE} bit Status. For example, in RC mode with \overrightarrow{PWRTE} bit set (\overrightarrow{PWRT} disabled), there will be no time out at all. Figure 14-8, Figure 14-11 and Figure 14-12 depict time out sequences.

Since the time outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time outs will expire. Then bringing $\overline{\text{MCLR}}$ high will begin execution immediately (see Figure 14-11). This is useful for testing purposes or to synchronize more than one PIC16F627A/628A/ 648A device operating in parallel.

Table 14-6 shows the Reset conditions for some special registers, while Table 14-7 shows the Reset conditions for all the registers.

14.4.6 POWER CONTROL (PCON) STATUS REGISTER

The PCON/Status register, PCON (address 8Eh), has two bits.

Bit 0 is $\overline{\text{BOR}}$ (Brown-out Reset). $\overline{\text{BOR}}$ is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if $\overline{\text{BOR}} = 0$ indicating that a brown-out has occurred. The $\overline{\text{BOR}}$ Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by setting BOREN bit = 0 in the Configuration Word).

Bit 1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset if POR is '0', it will indicate that a Power-on Reset must have occurred (VDD may have gone too low).

Occillator Configuration	Power-u	p Timer	Brown-o	Wake-up from		
Oscillator Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	Sleep	
XT, HS, LP	72 ms + 1024•Tosc	1024•Tosc	72 ms + 1024•Tosc	1024•Tosc	1024•Tosc	
RC, EC	72 ms	—	72 ms	—	—	
INTOSC	72 ms	—	72 ms	—	6 µs	

TABLE 14-3: TIME OUT IN VARIOUS SITUATIONS

TABLE 14-4: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	Condition
0	Х	1	1	Power-on Reset
0	Х	0	X	Illegal, TO is set on POR
0	X	X	0	Illegal, PD is set on POR
	Col	х	х	Brown-out Reset
1	1	0	u	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during Sleep

Legend: u = unchanged, x = unknown

TABLE 14-5: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT RESET

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other Resets ⁽¹⁾
03h, 83h, 103h, 183h	STATUS	IRP	RP1	RPO	TO	PD	Z	DC	С	0001 1xxx	000q quuu
8Eh	PCON	_	_		_	OSCF	_	POR	BOR	1-0x	u-uq

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by Brown-out Reset.

Note 1: Other (non Power-up) Resets include MCLR Reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

TABLE 14-6: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register	
Power-on Reset	000h	0001 1xxx	1-0x	
MCLR Reset during normal operation	000h	000u uuuu	1-uu	
MCLR Reset during Sleep	0 <mark>00h</mark>	0001 Ouuu	1-uu	
WDT Reset	000h	0000 uuuu	1-uu	
WDT Wake-up	PC + 1	uuu0 0uuu	u-uu	
Brown-out Reset	000h	000x xuuu	1-u0	
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuul 0uuu	u-uu	

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

Electrónica S.A. de C.V.

www.agelectronica.com

^{© 2007} Microchip Technology Inc.

Register	Address	Power-on Reset	 MCLR Reset during normal operation MCLR Reset during Sleep WDT Reset Brown-out Reset ⁽¹⁾ 	 Wake-up from Sleep⁽⁷⁾ through interrupt Wake-up from Sleep⁽⁷⁾ through WDT time out 		
W	—	XXXX XXXX	uuuu uuuu	uuuu uuuu		
INDF	00h, 80h, 100h, 180h	—	_	_		
TMR0	01h, 101h	XXXX XXXX	uuuu uuuu	uuuu uuuu		
PCL	02h, 82h, 102h, 182h	0000 0000	0000 0000	PC + 1 ⁽³⁾		
STATUS	03h, 83h, 103h, 183h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq 0uuu ⁽⁴⁾		
FSR	04h, 84h, 104h, 184h	XXXX XXXX	uuuu uuuu	uuuu uuuu		
PORTA	05h	xxxx 0000	xxxx 0000	นั่นนั้น นั่นนั้น		
PORTB	06h, 106h	XXXX XXXX	uuuu uuuu	uuuu uuuu		
PCLATH	0Ah, 8Ah, 10Ah, 18Ah	0 0000	0 0000	u uuuu		
INTCON	0Bh, 8Bh, 10Bh,18Bh	0000 000x	0000 000u	uuuu uqqq ⁽²⁾		
PIR1	0Ch	0000 -000	0000 -000	qqqq -qqq ⁽²⁾		
TMR1L	0Eh	XXXX XXXX	uuuu uuuu	uuuu uuuu		
TMR1H	0Fh	xxxx xxxx	uuuu uuuu	uuuu uuuu		
T1CON	10h	00 0000	uu uuuu(6)	uu uuuu		
TMR2	11h	0000 0000	0000 0000	uuuu uuuu		
T2CON	12h	-000 0000	-000 0000	-uuu uuuu		
CCPR1L	15h	XXXX XXXX	uuuu uuuu	uuuu uuuu		
CCPR1H	16h	XXXX XXXX	uuuu uuuu	uuuu uuuu		
CCP1CON	17h	00 0000	00 0000	uu uuuu		
RCSTA	18h	0000 000x	0000 000x	uuuu uuuu		
TXREG	19h	0000 0000	0000 0000	սսսս սսսս		
RCREG	1Ah	0000 0000	0000 0000	սսսս սսսս		
CMCON	1Fh	0000 0000	0000 0000	uu uuuu		
OPTION	81h,181h	1111 1111	1111 1111	uuuu uuuu		
TRISA	85h	1111 1111	1111 1111	uuuu uuuu		
TRISB	86h, 186h	1111 1111	1111 1111	uuuu uuuu		
PIE1	8Ch	0000 -000	0000 -000	uuuu -uuu		
PCON	8Eh	1-0x	1-uq ^(1,5)	u-uu		
PR2	92h	1111 1111	1111 1111	սսսս սսսս		
TXSTA	98h	0000 -010	0000 -010	uuuu -uuu		
SPBRG	99h	0000 0000	0000 0000	սսսս սսսս		
EEDATA	9Ah	XXXX XXXX	սսսս սսսս	սսսս սսսս		
EEADR	9Bh	XXXX XXXX	սսսս սսսս	սսսս սսսս		
EECON1	9Ch	x000	q000	uuuu		
EECON2	9Dh	—	—	—		
VRCON	9Fh	000- 0000	000- 0000	uuu- uuuu		

TABLE 14-7: INITIALIZATION CONDITION FOR REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and PIR1 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 14-6 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

6: Reset to '--00 0000' on a Brown-out Reset (BOR).

7: Peripherals generating interrupts for wake-up from Sleep will change the resulting bits in the associated registers.

PIC16F627A/628A/648A






FIGURE 14-9: TIME OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





FIGURE 14-10: TIME OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)




www.agelectronica.com

^{© 2007} Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A



14.5 Interrupts

The PIC16F627A/628A/648A has 10 sources of interrupt:

- External Interrupt RB0/INT
- TMR0 Overflow Interrupt
- PORTB Change Interrupts (pins RB<7:4>)
- Comparator Interrupt
- USART Interrupt TX
- USART Interrupt RX
- CCP Interrupt
- TMR1 Overflow Interrupt
- TMR2 Match Interrupt
- Data EEPROM Interrupt

The Interrupt Control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

A Global Interrupt Enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. GIE is cleared on Reset.

The "return-from-interrupt" instruction, RETFIE, exits interrupt routine as well as sets the GIE bit, which reenables RB0/INT interrupts.

The INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.


The peripheral interrupt flag is contained in the special register PIR1. The corresponding interrupt enable bit is contained in special registers PIE1.

When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h. Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid RB0/ INT recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 14-15). The latency is the same for one or two-cycle instructions. Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

Note 1: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The CPU will execute a NOP in the cycle immediately following the instruction which clears the GIE bit. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.



© 2007 Microchip Technology Inc.

www.agelectronica.com

14.5.1 RB0/INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered; either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The RB0/INT interrupt can wake-up the processor from Sleep, if the INTE bit was set prior to going into Sleep. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See **Section 14.8 "Power-Down Mode (Sleep)"** for details on Sleep, and Figure 14-17 for timing of wake-up from Sleep through RB0/INT interrupt.

14.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/ disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see Section 6.0 "Timer0 Module".

14.5.3 PORTB INTERRUPT

An input change on PORTB <7:4> sets the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/clearing the RBIE (INTCON<3>) bit. For operation of PORTB (Section 5.2 "PORTB and TRISB Registers").

Note: If a change on the I/O pin should occur when the read operation is being executed (starts during the Q2 cycle and ends before the start of the Q3 cycle), then the RBIF interrupt flag may not get set.

14.5.4 COMPARATOR INTERRUPT

See Section 10.6 "Comparator Interrupts" for complete description of comparator interrupts.

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
OSC1					
CLKOUT					
INT pin —	(4)			1 1 1	
		▼ (1)		I I	
INTF flag (INTCON<1>)	▼(1) <u>(5)</u>		Interrupt Latency (2)	i i i	
GIE bit (INTCON<7>) Instruction Flow	ctró	nice	ISA	. <i>de</i>	- C.V .
PC 🤇	PC	PC + 1	PC + 1	X0004h	×0005h
Instruction {	Inst (PC)	Inst (PC + 1)	—	Inst (0004h)	Inst (0005h)
Instruction {	Inst (PC - 1)	Inst (PC)	Dummy Cycle	Dummy Cycle	Inst (0004h)
	lag is sampled here		hronous latency = 3 Tc:	y where Tcy – instruct	ion cycle time

2: Asynchronous interrupt latency = 3-4 TCY. Synchronous latency = 3 TCY, where TCY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a two-cycle instruction.

- 3: CLKOUT is available in RC and INTOSC oscillator mode.
- 4: For minimum width of INT pulse, refer to AC specs.
- 5: INTF is enabled to be set anytime during the Q4-Q1 cycles.

FIGURE 14-15: INT PIN INTERRUPT TIMING

IABLE 14-	IABLE 14-8: SUMMARY OF INTERRUPT REGISTERS										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other Resets ⁽¹⁾
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000

Note 1: Other (non Power-up) Resets include MCLR Reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

14.6 **Context Saving During Interrupts**

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W register and Status register). This must be implemented in software.

Example 14-1 stores and restores the Status and W registers. The user register, W_TEMP, must be defined in a common memory location (i.e., W_TEMP is defined at 0x70 in Bank 0 and is therefore, accessible at 0xF0, 0x170 and 0x1F0). The Example 14-1:

- Stores the W register
- · Stores the Status register
- Executes the ISR code
- Restores the Status (and bank select bit register)
- Restores the W register

EXAMPLE 14-1: SAVING THE STATUS AND W REGISTERS IN RAM

MOVWF	W_TEMP	;copy W to temp register, ;could be in any bank
SWAPF	STATUS,W	;swap status to be saved
1 2 4		;into W
BCF	STATUS, RPO	;change to bank 0
		;regardless of current ;bank
MOVWF	STATUS_TEMP	;save status to bank 0
		;register
:		
:(I	SR)	
:		
SWAPF	STATUS_TEMP	,W;swap STATUS_TEMP
registe	er	_
		;into W, sets bank to
origina	1	
		;state
MOVWF	STATUS	
		;register
	—	;swap W_TEMP
SWAPF	W_TEMP,W	;swap W_TEMP into W

14.7 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the CLKIN pin. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped, for example, by execution of a **SLEEP** instruction. During normal operation, a WDT time out generates a device Reset. If the device is in Sleep mode, a WDT time out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the configuration bit WDTE as clear (Section 14.1 "Configuration Bits").

14.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC Specifications, Table 17-7). If longer timeout periods are desired, a postscaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device Reset.

The \overline{TO} bit in the Status register will be cleared upon a Watchdog Timer time out.

14.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT time out occurs.

^{© 2007} Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A

FIGURE 14-16: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 14-9: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other Resets
2007h	CONFIG	LVP	BOREN	MCLRE	FOSC2	PWRTE	WDTE	FOSC1	FOSC0	uuuu uuuu	uuuu uuuu
81h, 181h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

 $\label{eq:logard} \mbox{Legend:} \quad x = \mbox{unknown}, \mbox{u} = \mbox{unknown}, \mbox{unknown}, \mbox{u} = \mbox{unknown}, \mbox{unknown}, \mbox{u} = \mbox{unknown}, \mbox{u} = \mbox{unknown}, \mbox{u} = \mbox{unknown}, \mbox{u} = \mbox{unknown}, \mbox{unknown}, \mbox{u} = \mbox{unknown}, \mbox{unk$

Note: Shaded cells are not used by the Watchdog Timer.

14.8 Power-Down Mode (Sleep)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit in the Status register is cleared, the TO bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before SLEEP was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSs with no external circuitry drawing current from the I/O pin and the comparators, and VREF should be disabled. I/O pins that are high-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSs for lowest current consumption. The contribution from on chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note: It should be noted that a Reset generated by a WDT time-out does not drive MCLR pin low.

14.8.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin
- 2. Watchdog Timer wake-up (if WDT was enabled)
- 3. Interrupt from RB0/INT pin, RB port change, or any peripheral interrupt, which is active in Sleep.

The first event will cause a device Reset. The two latter events are considered a continuation of program execution. The TO and PD bits in the Status register can be used to determine the cause of device Reset. PD bit, which is set on power-up, is cleared when Sleep is invoked. TO bit is cleared if WDT wake-up occurred. When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will not enter Sleep. The SLEEP instruction is executed as a NOP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

FIGURE 14-17: WAKE-UP FROM SLEEP THROUGH INTERRUPT

	INT pin
	INTE flag
	(INTCON<1>)
	GIE bit
	(INTCON<7>)
	Instruction Flow
-	PC X PC + 1 X PC+2 X PC+2 X PC+2 X 0004h ⁽³⁾ X 0005h
	Instruction { Inst(PC) = Sleep Inst(PC + 1) Inst(PC + 2) Inst(0004h) Inst(0005h)
	Executed Inst(PC - 1) Sleep Inst(PC + 1) Dummy cycle Dummy cycle Inst(0004h)
	Note 1: XT, HS or LP Oscillator mode assumed.
	2: TOST = 1024 TOSC (drawing not to scale). Approximately 1 μ s delay will be there for RC Oscillator mode.
	 GIE = 1 assumed. In this case, after wake-up the processor jumps to the interrupt routine. If GIE = 0, execution will continue in-line.
	III-IIII.

4: CLKOUT is not available in these Oscillator modes, but shown here for timing reference.

14.9 Code Protection

With the Code-Protect bit is cleared (Code-Protect enabled), the contents of the program memory locations are read out as '0'. See "*PIC16F627A/628A/648A EEPROM Memory Programming Specification*" (DS41196) for details.

Note:	Only a Bulk Erase function can set the CP				
	and CPD bits by turning off the code				
	protection. The entire data EEPROM and				
	Flash program memory will be erased to				
	turn the code protection off.				

14.10 User ID Locations

Four memory locations (2000h-2003h) are designated as user ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify. Only the Least Significant 4 bits of the user ID locations are used for checksum calculations although each location has 14 bits.

^{© 2007} Microchip Technology Inc.

14.11 In-Circuit Serial Programming[™] (ICSP[™])

The PIC16F627A/628A/648A microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the RB6 and RB7 pins low while raising the MCLR (VPP) pin from VIL to VIHH. See "*PIC16F627A/628A/648A EEPROM Memory Programming Specification*" (DS41196) for details. RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After Reset, to place the device into Programming/Verify mode, the Program Counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to "*PIC16F627A/628A/648A EEPROM Memory Programming Specification*" (DS41196).

A typical In-Circuit Serial Programming connection is shown in Figure 14-18.

FIGURE 14-18: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



14.12 Low-Voltage Programming

The LVP bit of the Configuration Word, enables the lowvoltage programming. This mode allows the microcontroller to be programmed via ICSP using only a 5V source. This mode removes the requirement of VIHH to be placed on the MCLR pin. The LVP bit is normally erased to '1' which enables the low-voltage programming. In this mode, the RB4/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. The device will enter Programming mode when a '1' is placed on the RB4/ PGM pin. The High-Voltage Programming mode is still available by placing VIHH on the MCLR pin.

- Note 1: While in this mode, the RB4 pin can no longer be used as a general purpose I/O pin.
 - 2: VDD must be 5.0V <u>+</u>10% during erase operations.

If Low-Voltage Programming mode is not used, the LVP bit should be programmed to a '0' so that RB4/ PGM becomes a digital I/O pin. To program the device, VIHH must be placed onto MCLR during programming. The LVP bit may only be programmed when programming is entered with VIHH on MCLR. The LVP bit cannot be programmed when programming is entered with RB4/PGM.

It should be noted, that once the LVP bit is programmed to '0', only High-Voltage Programming mode can be used to program the device.

14.13 In-Circuit Debugger

Since in-circuit debugging requires the loss of clock, data and MCLR pins, MPLAB[®] ICD 2 development with an 18-pin device is not practical. A special 28-pin PIC16F648A-ICD device is used with MPLAB ICD 2 to provide separate clock, data and MCLR pins and frees all normally available pins to the user. Debugging of all three versions of the PIC16F627A/628A/648A is supported by the PIC16F648A-ICD.

This special ICD device is mounted on the top of a header and its signals are routed to the MPLAB ICD 2 connector. On the bottom of the header is an 18-pin socket that plugs into the user's target via an 18-pin stand-off connector.

When the ICD pin on the PIC16F648A-ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 14-19 shows which features are consumed by the background debugger.

TABLE 14-19: DEBUGGER RESOURCES

I/O pins	ICDCLK, ICDDATA
Stack	1 level
Program Memory	Address 0h must be NOP 300h-3FEh

The PIC16F648A-ICD device with header is supplied as an assembly. See Microchip Part Number AC162053.



Electrónica S.A. de C.V.

www.agelectronica.com

^{© 2007} Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A

NOTES:



Electrónica S.A. de C.V.

DS40044F-page 114

 $\ensuremath{\textcircled{}^{\odot}}$ 2007 Microchip Technology Inc.

15.0 INSTRUCTION SET SUMMARY

Each PIC16F627A/628A/648A instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16F627A/628A/648A instruction set summary in Table 15-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 15-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

15.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a "clrf PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared for pins configured as inputs and using the PORTB interrupt-on-change feature.

TABLE 15-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
TO	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 15-2 lists the instructions recognized by the MPASM[™] assembler.

Figure 15-1 shows the three general formats that the instructions can have.

Note 1: Any unused opcode is reserved. Use of any reserved opcode may cause unexpected operation.


2: To maintain upward compatibility with future PIC MCU products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where 'h' signifies a hexadecimal digit.

FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS



Mnemonic, Operands		Description		14-Bit Opcode				Status		
				MSb			LSb	Affected	Notes	
	BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1, 2	
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2	
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2	
CLRW	—	Clear W	1	00	0001	0xxx	xxxx	Z		
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2	
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2	
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2, 3	
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2	
INCFSZ	f, d	Increment f, Skip if 0	1 ⁽²⁾	00	1111	dfff	ffff		1, 2, 3	
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2	
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2	
MOVWF	f	Move W to f	1	00	0000	lfff	ffff	1		
NOP	_	No Operation	1	00	0000	0xx0	0000			
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1, 2	
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1, 2	
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1, 2	
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1, 2	
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2	
		BIT-ORIENTED FILE REGIST	ER OPER/	ATIONS	s 🥖		A			
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2	
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1, 2	
BTFSC	f, b	Bit Test f, Skip if Clear	1 ⁽²⁾	01	10bb	bfff	ffff	2	3	
BTFSS	f, b	Bit Test f, Skip if Set	1 ⁽²⁾	01	11bb	bfff	ffff	12	3	
	11	LITERAL AND CONTROL	OPERATIO	ONS	7		1			
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z		
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z		
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk			
CLRWDT	- 6	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk			
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z		
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		1.50	
RETFIE	_	Return from interrupt	2	00	0000	0000	1001			
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk			
RETURN		Return from Subroutine	2	00	0000	0000	1000			
SLEEP	- T	Go into Standby mode		00	0000	0110	0011	TO,PD	1 7	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	1	
XORLW	k	Exclusive OR literal with W	1.	11	1010	kkkk	kkkk	Z	N. a.	

TABLE 15-2: PIC16F627A/628A/648A INSTRUCTION SET

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

ADDLW	Add Literal and W	ANDLW	AND Literal with W
Syntax:	[label] ADDLW k	Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$	Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$	Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	C, DC, Z	Status Affected:	Z
Encoding:	11 111x kkkk kkkk	Encoding:	11 1001 kkkk kkkk
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.	Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1	Words:	
Cycles:	1		1
<u>Example</u>	ADDLW 0x15	Cycles:	1
	Before Instruction	<u>Example</u>	ANDLW 0x5F
	W = 0x10 After Instruction		Before Instruction W = 0xA3
	W = 0x25		After Instruction
			W = 0x03
			//
ADDWF	Add W and f	ANDWF	AND W with f
Syntax:	[label] ADDWF f,d	Syntax:	[label] ANDWF f,d
Operands:	0 ≤ f ≤ 127	Operands:	$0 \le f \le 127$
	d ∈ [0,1]	Oracritica	$d \in [0,1]$
Operation:	$(W) + (f) \rightarrow (dest)$	Operation:	(W) .AND. (f) \rightarrow (dest)
Status Affected:	C, DC, Z	Status Affected:	Z
Encoding:	00 0111 dfff ffff	Encoding:	00 0101 dfff ffff
Description:	Add the contents of the W register with register f'. If 'd' is	Description:	AND the W register with register "f". If 'd' is '0', the result is stored
n c c c	'0', the result is stored in the W register. If 'd' is '1', the result is	Notic U	in the W register. If 'd' is '1', the result is stored back in register
	stored back in register 'f'.		ʻf'.
Words:	1	Words:	1
Cycles:	1	Cycles:	1
Example	ADDWF REG1, 0	Example	ANDWF REG1, 1
	Before Instruction W = 0x17 REG1 = 0xC2 After Instruction W = 0xD9 REG1 = 0xC2		Before Instruction W = 0x17 REG1 = 0xC2 After Instruction W = 0x17 REG1 = 0x02
	Z = 0		

Instruction Descriptions 15.2

© 2007 Microchip Technology Inc.

DC

= 0

www.agelectronica.com PIC16F627A/628A/648A

BCF	Bit Clear f	BTFSC	Bit Test f, Skip if Clear
Syntax:	[label] BCF f,b	Syntax:	[label]BTFSC f,b
Operands:	$0 \le f \le 127$	Operands:	$0 \le f \le 127$
	$0 \le b \le 7$		$0 \le b \le 7$
Operation:	$0 \rightarrow (f < b >)$	Operation:	skip if $(f < b >) = 0$
Status Affected:	None	Status Affected:	None
Encoding:	01 00bb bfff ffff	Encoding:	01 10bb bfff ffff
Description:	Bit 'b' in register 'f' is cleared.	Description:	If bit 'b' in register 'f' is '0', then the
Words:	1		next instruction is skipped. If bit 'b' is '0', then the next
Cycles:	1		instruction fetched during the
<u>Example</u>	BCF REG1, 7		current instruction execution is
	Before Instruction		discarded, and a NOP is executed
	REG1 = 0xC7		instead, making this a two-cycle instruction.
	After Instruction REG1 = 0x47	Words:	1
		Cycles:	1(2)
		Example	HERE BTFSC REG1
BSF	Bit Set f		FALSE GOTO PROCESS_CODE
Syntax:	[label] BSF f,b		TRUE
Operands:	$0 \le f \le 127$		
	$0 \le b \le 7$		Before Instruction
Operation:	$1 \rightarrow (f < b >)$		PC = address HERE
Status Affected:	None		After Instruction if REG<1> = 0.
Encoding:	01 01bb bfff fff		PC = address True
Description:	Bit 'b' in register 'f' is set.		if REG<1> =1,
Words:	1		PC = address FALSE
Cycles:	1		
Example	BSF REG1, 7		de C.V.
LILER	Before Instruction	1 Jackson	$uc \cup v_{i}$
	REGI = 0X0A		
	After Instruction REG1 = 0x8A		

BTFSS	Bit Test f, Skip if Set	CALL	Call Subroutine
Syntax:	[label]BTFSS f,b	Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le f \le 127$	Operands:	$0 \le k \le 2047$
	0 ≤ b < 7	Operation:	(PC)+ 1 \rightarrow TOS,
Operation:	skip if (f) = 1		$k \rightarrow PC<10:0>$, (PCLATH<4:3>) $\rightarrow PC<12:11>$
Status Affected:	None	Status Affected:	
Encoding:	01 11bb bfff ffff		None
Description:	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two-cycle instruction.	Encoding: Description:	10 0kkk kkkk kkki Call Subroutine. First, return address (PC + 1) is pushed ont the stack. The eleven bit imme diate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle
Words:	1		instruction.
Cycles:	1(2)	Words:	1
Example	HERE BTFSS REG1	Cycles:	2
	FALSE GOTO PROCESS_CODE TRUE •	<u>Example</u>	HERE CALL THERE
	• Before Instruction PC = address HERE After Instruction if FLAG<1> = 0,		PC = Address HERE After Instruction PC = Address THERE TOS = Address HERE+:
	PC = address FALSE if FLAG<1> = 1,	CLRF	Clear f
	PC = address TRUE	Syntax:	[label] CLRF f
		Operands:	0 ≤ f ≤ 127
Elec i	trónica	Operation: Status Affected:	$\begin{array}{c} 00h \rightarrow (f) \\ 1 \rightarrow Z \\ Z \end{array}$
		Encoding:	00 0001 1fff fff:
		Description:	The contents of register 'f' are cleared and the Z bit is set.
		Words:	1
		Cycles:	1
		<u>Example</u>	CLRF REG1
			Before Instruction REG1 = $0x5A$ After Instruction REG1 = $0x00$ Z = 1

CLRW	Clear W	COMF	Complement f
Syntax:	[label] CLRW	Syntax:	[label] COMF f,d
Operands:		Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$	Operation:	$(\overline{f}) \rightarrow (\text{dest})$
Status Affected:	Z	Status Affected:	Z
Encoding:	00 0001 0000 0011	Encoding:	00 1001 dfff ffff
Description:	W register is cleared. Zero bit (Z) is set.	Description:	The contents of register 'f' are complemented. If 'd' is '0', the
Words:	1		result is stored in W. If 'd' is '1', the result is stored back in
Cycles:	1		register 'f'.
<u>Example</u>	CLRW	Words:	1
	Before Instruction	Cycles:	1
	W = 0x5A After Instruction	Example	COMF REG1, 0
	VV = 0x00		Before Instruction
	Z = 1		REG1 = 0x13 After Instruction
			REG1 = 0x13
			W = 0xEC
CLRWDT	Clear Watchdog Timer	DECF	Decrement f
		DLOI	Decrement
Syntax:	[label] CLRWDT	Syntax:	[label] DECF f,d
Syntax:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$	Syntax:	[label] DECF f,d
Syntax: Operands:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler,	Syntax:	[<i>label</i>] DECF f,d 0 ≤ f ≤ 127
Syntax: Operands:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$	Syntax: Operands:	[<i>label</i>] DECF f,d 0 ≤ f ≤ 127 d ∈ [0,1]
Syntax: Operands:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{10}$	Syntax: Operands: Operation: Status Affected: Encoding:	$\begin{bmatrix} label \end{bmatrix} DECF f,d$ $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z 00 0011 dfff ffff
Syntax: Operands: Operation: Status Affected: Encoding:	$\begin{bmatrix} label \end{bmatrix} CLRWDT$ None $00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$ $1 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$ $00 0000 0110 0100$	Syntax: Operands: Operation: Status Affected:	[<i>label</i>] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z 00 0011 dfff ffff Decrement register 'f'. If 'd' is '0'. the result is stored in the W
Syntax: Operands: Operation: Status Affected:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ \overline{TO}, PD	Syntax: Operands: Operation: Status Affected: Encoding:	[<i>label</i>] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z 00 0011 dfff ffff Decrement register 'f'. If 'd' is '0'. the result is stored in the W register. If 'd' is '1', the result is
Syntax: Operands: Operation: Status Affected: Encoding:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ $1 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$ 00 000 0110 0100 CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status	Syntax: Operands: Operation: Status Affected: Encoding:	[<i>label</i>] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z 00 0011 dfff ffff Decrement register 'f'. If 'd' is '0'. the result is stored in the W
Syntax: Operands: Operation: Status Affected: Encoding: Description:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ $1 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$ Od 0000 0110 0100 CLRWDT instruction resets the Watchdog Timer. It also resets	Syntax: Operands: Operation: Status Affected: Encoding: Description:	[label] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z 00 0011 dfff ffff Decrement register 'f'. If 'd' is '0'. the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ $\overline{TO}, \overline{PD}$ 00 0000 0110 0100 CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.	Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	[<i>label</i>] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z <u>00</u> 0011 dfff ffff Decrement register 'f'. If 'd' is '0'. the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. 1
Syntax: Operands: Operation: Status Affected: Encoding: Description:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$ $0 \rightarrow WDT prescaler,$ $1 \rightarrow \overline{TO}$ $1 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$ O CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set. 1	Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[/abe/] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z 00 0011 dfff ffff Decrement register 'f'. If 'd' is '0'. the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. 1 1 DECF CNT, 1 Before Instruction
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$ $0 \rightarrow WDT prescaler, 1 \rightarrow TO$ $1 \rightarrow PD$ TO, PD 00 000 0110 0100 CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set. 1 1	Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[<i>label</i>] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z 00 0011 dfff ffff Decrement register 'f'. If 'd' is '0'. the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. 1 1 DECF CNT, 1 Before Instruction CNT = 0x01
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$ $0 \rightarrow WDT prescaler,$ $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ \overline{TO}, PD 00 000 0110 0100 CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set. 1 1 CLRWDT Before Instruction WDT counter = ?	Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[/abe/] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z 00 0011 dfff ffff Decrement register 'f'. If 'd' is '0'. the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. 1 1 DECF CNT, 1 Before Instruction
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$ $0 \rightarrow WDT prescaler,$ $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ \overline{TO}, PD 00 000 0110 0100 CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set. 1 1 CLRWDT Before Instruction WDT counter = ? After Instruction	Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[<i>label</i>] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z 00 0011 dfff ffff Decrement register 'f'. If 'd' is '0'. the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. 1 1 DECF CNT, 1 Before Instruction CNT = 0x01 Z = 0 After Instruction CNT = 0x00
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$ $0 \rightarrow WDT prescaler,$ $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ \overline{TO}, PD 00 000 0110 0100 CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set. 1 1 CLRWDT Before Instruction WDT counter = ?	Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[<i>label</i>] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z 00 0011 dfff ffff Decrement register 'f'. If 'd' is '0'. the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. 1 1 DECF CNT, 1 Before Instruction CNT = 0x01 Z = 0 After Instruction
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[<i>label</i>] CLRWDT None $00h \rightarrow WDT$ $0 \rightarrow WDT prescaler,$ $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ $\overline{TO}, \overline{PD}$ 00 000 0110 0100 CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set. 1 1 CLRWDT Before Instruction WDT counter = ? After Instruction WDT counter = 0x00	Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[<i>label</i>] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z 00 0011 dfff ffff Decrement register 'f'. If 'd' is '0'. the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. 1 1 DECF CNT, 1 Before Instruction CNT = 0x01 Z = 0 After Instruction CNT = 0x00

www.agelectronica.com

www.agelectronica.com PIC16F627A/628A/648A

DECFSZ	Decrement f, Skip if 0	GOTO	Unconditional Branch
Syntax:	[<i>label</i>] DECFSZ f,d	Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le f \le 127$	Operands:	$0 \le k \le 2047$
Operation:	$d \in [0,1]$ (f) - 1 \rightarrow (dest); skip if result = 0	Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None	Status Affected:	None
Encoding:	00 1011 dfff ffff	Encoding:	10 1kkk kkkk kkkk
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '0', the next	Description: Words:	GOTO is an unconditional branch. The eleven-bit immedi- ate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.
	instruction, which is already fetched, is discarded. A NOP is		1
	executed instead making it a	Cycles:	2
	two-cycle instruction.	Example	GOTO THERE
Words:	1		After Instruction PC = Address THERE
Cycles:	1(2)		PC = Addless THERE
Example	HERE DECFSZ REG1, 1 GOTO LOOP CONTINUE • •		
	Before Instruction PC = address HERE After Instruction		
Elec	REG1 = REG1 - 1 if REG1 = 0, PC = address CONTINUE if REG1 \neq 0, PC = address HERE+1	S.A. (en and the contract of the con

www.agelectronica.com

^{© 2007} Microchip Technology Inc.

INCF	Increment f	INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCF f,d	Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (dest)	Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	Z	Status Affected:	None
Encoding:	00 1010 dfff ffff	Encoding:	00 1111 dfff ffff
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
Words:	1		If the result is '0', the next instruction, which is already
Cycles:	1		fetched, is discarded. A NOP is
Example	INCF REG1, 1		executed instead making it a
	Before Instruction REG1 = $0xFF$ Z = 0	Words:	two-cycle instruction.
	Z = 0 After Instruction	Cycles:	1(2)
	REG1 = 0x00 Z = 1	Example	HERE INCFSZ REG1, 1 GOTO LOOP CONTINUE •
			Before Instruction PC = address HERE After Instruction REG1 = REG1 + 1 if CNT = 0, PC = address CONTINUE if REG1≠ 0,
Elec	ctrónica	S.A.	PC = address HERE +1

DS40044F-page 122

IORLW	Inclusive OR Literal with W	MOVLW	Move Literal to W
Syntax:	[<i>label</i>] IORLW k	Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \le k \le 255$	Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)	Operation:	k ightarrow (W)
Status Affected:	Z	Status Affecte	ed: None
Encoding:	11 1000 kkkk kkkk	Encoding:	11 00xx kkkk kkkk
Description:	The contents of the W register is OR'ed with the eight-bit literal 'k'. The result is placed in the W register.	Description: Words:	The eight bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's. 1
Words:	1	Cycles:	1
Cycles:	1	Example	MOVLW 0x5A
Example	IORLW 0x35		After Instruction
	Before Instruction W = 0x9A After Instruction W = 0xBF Z = 0		W = 0x5A
IORWF	Inclusive OR W with f	MOVF	Move f
Syntax:	[label] IORWF f,d	Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	(W) .OR. (f) \rightarrow (dest)	Operation:	(f) \rightarrow (dest)
Status Affected:	Z	Status Affecte	ed: Z
Encoding:	00 0100 dfff ffff	Encoding:	00 1000 dfff ffff
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	SA.	The contents of register 'f' is moved to a destination dependent upon the status of 'd'. If $d = 0$, destination is W register. If $d = 1$, the destination
Words:	1		is file register f itself. $d = 1$ is useful to test a file register since
Cycles:	1		status flag Z is affected.
Example	IORWF REG1, 0	Words:	1
	Before Instruction	Cycles:	1
	REG1 = 0x13 W = 0x91	Example	MOVF REG1, 0
	After Instruction REG1 = 0x13 $W = 0x93$ $Z = 1$		After Instruction W= value in REG1 register Z = 1

© 2007 Microchip Technology Inc.

www.agelectronica.com

DS40044F-page 123

www.agelectronica.com

MOVWF	Move W to f	OPTION	Load Option Register
Syntax:	[<i>label</i>] MOVWF f	Syntax:	[label] OPTION
Operands:	$0 \le f \le 127$	Operands:	None
Operation:	$(W) \to (f)$	Operation:	$(W) \to OPTION$
Status Affected:	None	Status Affected:	None
Encoding:	00 0000 1fff ffff	Encoding:	00 0000 0110 0010
Description:	Move data from W register to register 'f'.	Description:	The contents of the W register at loaded in the OPTION register. This instruction is supported for
Words:	1		code compatibility with PIC16C5
Cycles:	1		products. Since OPTION is a
<u>Example</u>	MOVWF REG1		readable/writable register, the user can directly address it. Usir
	Before Instruction		only register instruction such as
	$REG1 = 0 \times FF$		MOVWF.
	W = 0x4F After Instruction	Words:	1
	REG1 = 0x4F	Cycles:	1
	W = 0x4F	Example	
			products, do not use this instruction.
NOP	No Operation	RETFIE	Return from Interrupt
Syntax:	[label] NOP	Syntax:	[label] RETFIE
Operands:	None	Operands:	None
Operation: Status Affected:	No operation	Operation:	TOS \rightarrow PC, 1 \rightarrow GIE
Encoding:	00 0000 0xx0 0000	Status Affected:	None
Description:	No operation.	Encoding:	00 0000 0000 1003
Words:		Description:	Return from Interrupt. Stack is
	1		POPed and Top-of-Stack (TOS
Cycles:	1		is loaded in the PC. Interrupts are enabled by setting Global
<u>Example</u>	NOP		Interrupt Enable bit, GIE (INTCON<7>). This is a two- cycle instruction.
		Words:	1
		Cycles:	2
		Example	RETFIE

	Return with Literal in W	RLF	Rotate Left f through Carry
Syntax:	[<i>label</i>] RETLW k	Syntax:	[<i>label</i>] RLF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$
Operation:	$k \rightarrow (W);$		d ∈ [0,1]
	$TOS \rightarrow PC$	Operation:	See description below
Status Affected:	None	Status Affected:	C
Encoding: Description:	11 01xx kkkk kkkk	Encoding:	00 1101 dfff fff
Description.	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left throug the Carry Flag. If 'd' is '0', the result is placed in the W register If 'd' is '1', the result is stored back in register 'f'.
Words:	1		
Cycles:	2	M/s selec	
<u>Example</u>	CALL TABLE; W contains table	Words:	1
	;offset value ;W now has table value	Cycles:	
	•	Example	RLF REG1, 0
TABLE	• ADDWF PC;W = offset		Before Instruction REG1=1110 0110
	RETLW k1;Begin table		$\mathbf{C} = 0$
	RETLW k2;		After Instruction REG1=1110 0110
	•		W = 1100 1100
	• RETLW kn; End of table		C = 1
	Before Instruction W = 0x07		
	After Instruction W = value of k8		
		S.A. 0	le C.V.
RETURN Syntax:	trónica	S.A. (le C.V.
a alla sull'a alla a	Return from Subroutine	S.A. (le C.V.
Syntax:	Return from Subroutine	S.A. (le C.V.
Syntax: Operands:	Return from Subroutine	S.A. (le C.V.
Syntax: Operands: Operation:	Return from Subroutine[$label$]RETURNNoneTOS \rightarrow PC	S.A. (le C.V.
Syntax: Operands: Operation: Status Affected:	Return from Subroutine [$label$] RETURN None TOS \rightarrow PC None None	S.A. (le C.V.
Syntax: Operands: Operation: Status Affected: Encoding:	Return from Subroutine[label]RETURNNoneTOS \rightarrow PCNone0000000010001000Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a	S.A. (le C.V.
Syntax: Operands: Operation: Status Affected: Encoding: Description:	Return from Subroutine[label]RETURNNoneTOS \rightarrow PCNone0000000000010000000Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.	S.A. (le C.V.
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	Return from Subroutine[label]RETURNNoneTOS \rightarrow PCNone00000000010001000Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.1	S.A. (le C.V.

© 2007 Microchip Technology Inc.

RRF	Rotate Right f through Carry	SUBLW	Subtract W from Literal
Syntax:	[label] RRF f,d	Syntax:	[<i>label</i>] SUBLW k
Operands:	$0 \le f \le 127$	Operands:	$0 \le k \le 255$
	d ∈ [0,1]	Operation:	$k \text{ - } (W) \to (W)$
Operation: Status Affected:	See description below C	Status Affected:	C, DC, Z
Encoding:	00 1100 dfff ffff	Encoding:	11 110x kkkk kkkk
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	Words: Cycles: Example 1:	The W register is subtracted (2's complement method) from the eight- bit literal 'k'. The result is placed in the W register.
Words:	1		Before Instruction
Cycles: <u>Example</u> SLEEP Syntax: Operands: Operation:	1 RRF REG1, 0 Before Instruction REG1 = 1110 0110 C = 0 After Instruction REG1 = 1110 0110 W = 0111 0011 C = 0 [<i>label</i>] SLEEP None 00h \rightarrow WDT,	Example 2: Example 3:	W = 1 $C = ?$ After Instruction $W = 1$ $C = 1; result is positive$ Before Instruction $W = 2$ $C = ?$ After Instruction $W = 0$ $C = 1; result is zero$ Before Instruction $W = 3$ $C = ?$
Status Affected: Encoding: Description:	$\begin{array}{l} 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \\ \hline \overline{TO}, \ \overline{PD} \\ \hline \hline 00 & 0000 & 0110 & 0011 \\ \hline \hline The \ power-down \ Status \ bit, \ \overline{PD} \\ \hline is \ cleared. \ Time \ out \ Status \ bit, \\ \hline TO \ is \ set. \ Watchdog \ Timer \ and \\ \hline its \ prescaler \ are \ cleared. \\ \hline The \ processor \ is \ put \ into \ Sleep \\ mode \ with \ the \ oscillator \\ \ stopped. \ See \ Section \ 14.8 \\ \ ``Power-Down \ Mode \ (Sleep)'' \end{array}$		After Instruction W = 0xFF C = 0; result is negative
Words:	for more details.		
Cycles:	1		
Example:	I SLEEP		

DS40044F-page 126

SUBWF	Subtract W from f		SWAPF	Swap Nibbles in f
Syntax:	[label] SUBWF f,	d	Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$		Operands:	$0 \le f \le 127$ d $\in [0,1]$
Operation:	(f) - (W) \rightarrow (dest)		Operation:	$(f<3:0>) \rightarrow (dest<7:4>),$ $(f<7:4>) \rightarrow (dest<3:0>)$
Status Affected:	C, DC, Z		Status Affected:	None
Encoding:	00 0010 di	fff ffff	Encoding:	00 1110 dfff fff:
Description:	Subtract (2's complem W register from register '0', the result is stored register. If 'd' is '1', the stored back in register	er 'f'. If 'd' is in the W e result is	Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W register. If 'd' is '1', the result is placed in register 'f'.
Words:	1		Words:	1
Cycles:	1		Cycles:	1
Example 1:	SUBWF REG1, 1		Example	SWAPF REG1, 0
	Before Instruction			Before Instruction
	REG1 = 3			REG1 = 0xA5
	W = 2 C = ?			After Instruction
	After Instruction			REG1 = 0xA5
	REG1 = 1			W = 0x5A
	W = 2			
// /	C = 1; result	is positive	TRIS	Load TRIS Register
	$\begin{array}{rcl} DC &= 1 \\ Z &= 0 \end{array}$		Syntax:	[label] TRIS f
Example 2:	Before Instruction		Operands:	$5 \le f \le 7$
<u>Example 2</u> .	REG1 = 2		Operation:	(W) \rightarrow TRIS register f;
1. State 1.	W = 2	-	Status Affected:	None
Kine	Co = ?	inni.	Encoding:	00 0000 0110 0fff
	After Instruction		Description:	The instruction is supported for code compatibility with the
	REG1 = 0			PIC16C5X products. Since TRIS
	W = 2 C = 1; result	is zero		registers are readable and
	Z = DC = 1	10 2010		writable, the user can directly address them.
Example 3:	Before Instruction		Words:	1
	REG1 = 1		Cycles:	1
	W = 2		Example	
	C = ?			To maintain upward compatibil
	After Instruction			ity with future PIC [®] MCU products, do not use this
	$\begin{array}{rcl} REG1 = & 0xFF \\ W & = & 2 \end{array}$			instruction.
		is negative		
	Z = DC = 0	-		

XORLW	Exclusive OR Literal with W	XORWF	Exclusive OR W with f
Syntax:	[<i>label</i>] XORLW k	Syntax:	[<i>label</i>] XORWF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$
Operation:	(W) .XOR. $k \rightarrow (W)$		d ∈ [0,1]
Status Affected:	Z	Operation:	(W) .XOR. (f) \rightarrow (dest)
Encoding:	11 1010 kkkk kkkk	Status Affected:	Z
Description:	The contents of the W register	Encoding:	00 0110 dfff ffff
	are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.	Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is
Words:	1		stored back in register 'f'.
Cycles:	1	Words:	1
Example:	XORLW 0xAF	Cycles:	1
	Before Instruction W = 0xB5	<u>Example</u>	XORWF REG1, 1 Before Instruction
	After Instruction W = 0x1A		$\begin{array}{rcl} \text{REG1} = & 0\text{xAF} \\ \text{W} & = & 0\text{xB5} \end{array}$
			After Instruction REG1 = 0x1A W = 0xB5

Electrónica S.A. de C.V.

DS40044F-page 128

16.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

Electrónica 3

16.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

 $[\]ensuremath{\textcircled{}^{\odot}}$ 2007 Microchip Technology Inc.

16.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

16.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

16.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

16.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

16.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

DS40044F-page 130

16.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

16.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC[®] and MCU devices. It debugs and programs PIC[®] and dsPIC[®] Flash microcontrollers with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high speed, noise tolerant, lowvoltage differential signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

16.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

16.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

^{© 2007} Microchip Technology Inc.

16.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

16.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

16.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELoo[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

Electrónica S.A. de C.V.

PIC16F627A/628A/648A

17.0 ELECTRICAL SPECIFICATIONS

Ambient temperature under bias	40 to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3 to +6.5V
Voltage on MCLR and RA4 with respect to Vss	-0.3 to +14V
Voltage on all other pins with respect to Vss	0.3V to VDD + 0.3V
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss pin	
Maximum current into VDD pin	
Input clamp current, Iк (Vi < 0 or Vi > Vpp)	±20 mA
Output clamp current, Iок (Vo < 0 or Vo >VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	
Maximum current sunk by PORTA and PORTB (Combined)	
Maximum current sourced by PORTA and PORTB (Combined)	
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $- \sum$ IOH}	


† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

Electrónica S.A. de C.V.

www.agelectronica.com

^{© 2007} Microchip Technology Inc.



DS40044F-page 134

17.1 DC Characteristics: PIC16F627A/628A/648A (Industrial, Extended) PIC16LF627A/628A/648A (Industrial)

(Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +85^{\circ}C$ for industrial							
			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +85^{\circ}C$ for industrial and $-40^{\circ}C \le Ta \le +125^{\circ}C$ for extended							
Param No.	Sym	Characteristic/Device	Min	Min Typ† Max Units		Units	Conditions			
	Vdd	Supply Voltage								
D001		PIC16LF627A/628A/648A	2.0	_	5.5	V				
		PIC16F627A/628A/648A	3.0	—	5.5	V				
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾		1.5*	—	V	Device in Sleep mode			
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	_	Vss	-	V	See Section 14.4 "Power- on Reset (POR), Power-u Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)"on Power-on Reset for details			
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*		-	V/ms	See Section 14.4 "Power- on Reset (POR), Power-u Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)" on Power-on Reset for details			
D005	VBOR	Brown-out Reset Voltage	3.65	4.0	4.35	V	BOREN configuration bit is set			
-			3.65	4.0	4.4	V	BOREN configuration bit is set, Extended			

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

^{© 2007} Microchip Technology Inc.

PIC16F627A/628A/648A

17.2 DC Characteristics: PIC16F627A/628A/648A (Industrial) PIC16LF627A/628A/648A (Industrial)

DC CHARA	CTERISTICS		ard Ope ting tem			ss otherwise stated) +85°C for industrial		
Param	LF and F Device	Min†	Тур	Max	Units	Conditions		
No.	Characteristics	1	.76	Шах	•	Vdd	Note	
Supply Vo	Itage (VDD)							
D001	LF	2.0	-	5.5	V			
DOOT	LF/F	3.0	—	5.5	V			
Power-dov	wn Base Current (IPD)							
	LF		0.01	0.80	μA	2.0	WDT, BOR, Comparators, VREF and	
D020	LF/F	-	0.01	0.85	μA	3.0	T1OSC: disabled	
		/-	0.02	2.7	μA	5.0		
Peripheral	I Module Current (∆IMOD) ⁽	1)	<u>/</u>		-	-		
	LF		1	2.0	μA	2.0	WDT Current	
D021	LF/F	4	2	3.4	μA	3.0		
		—	9	17.0	μA	5.0		
D022	LF/F		29	52	μA	4.5	BOR Current	
0022		_	30	55	μA	5.0		
	LF		15	22	μA	2.0	Comparator Current	
D023	LF/F	—	22	37	μA	3.0	(Both comparators enabled)	
		—	44	68	μA	5.0		
	LF		34	55	μA	2.0	VREF Current	
D024	LF/F		50	75	μA	3.0		
12		—	80	110	μA	5.0		
	LF		1.2	2.0	μA	2.0	T1Osc Current	
D025	LF/F	_	1.3	2.2	μA	3.0		
	1 A R	_	1.8	2.9	μA	5.0		
Supply Cu	Irrent (IDD)	11		577		- 4		
		ا نیا ا	10	- 15	μA	2.0	Fosc = 32 kHz	
D010	LF/F	—	15	25	μA	3.0	LP Oscillator Mode	
		_	28	48	μA	5.0		
	LF	_	125	190	μA	2.0	Fosc = 1 MHz	
D011	LF/F		175	340	μA	3.0	XT Oscillator Mode	
			320	520	μA	5.0		
	LF	_	250	350	μA	2.0	Fosc = 4 MHz	
D012	LF/F	_	450	600	μA	3.0	XT Oscillator Mode	
			710	995	μA	5.0]	
	LF	—	395	465	μA	2.0	Fosc = 4 MHz	
D012A	LF/F	—	565	785	μA	3.0	INTOSC	
		_	0.895	1.3	mA	5.0]	
D010	LF/F	—	2.5	2.9	mA	4.5	Fosc = 20 MHz	
D013		_	2.75	3.3	mA	5.0	HS Oscillator Mode	

Note 1: The "Δ" current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement. Max values should be used when calculating total current consumption.

17.3 DC Characteristics: PIC16F627A/628A/648A (Extended)

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +125^{\circ}C$ for extended								
Param	Device Characteristics	Min†	Тур	Max	Units		Conditions			
No.	Bevice onalastenstics	MILLI	'JP	Max	onits	Vdd	Note			
Supply V	oltage (VDD)									
D001	—	3.0	_	5.5	V					
Power-do	own Base Current (IPD)									
D020E	—	—	0.01	4	μA	3.0	WDT, BOR, Comparators, VREF and			
DUZUE			0.02	8	μA	5.0	T1OSC: disabled			
Peripher	al Module Current (∆Імор) ⁽	1)								
D021E	-	6—	2	9	μA	3.0	WDT Current			
DUZTE		_	9	20	μA	5.0				
D022E	- //	4	29	52	μΑ	4.5	BOR Current			
DUZZL		/	30	55	μΑ	5.0				
D023E			22	37	μΑ	3.0	Comparator Current			
DUZJE			44	68	μΑ	5.0	(Both comparators enabled)			
D024E	// -		50	75	μΑ	3.0	VREF Current			
DUZAL		—	83	110	μΑ	5.0				
D025E	-		1.3	4	μA	3.0	T1OSC Current			
DOZOL		—	1.8	6	μΑ	5.0				
Supply C	urrent (IDD)				<u>// ^</u>					
D010E	-	_	15	28	μΑ	3.0	Fosc = 32 kHz			
DOTOL	/	_	28	54	μΑ	5.0	LP Oscillator Mode			
D011E	—		175	340	μA	3.0	Fosc = 1 MHz			
Donie		—	320	520	μA	5.0	XT Oscillator Mode			
D012E	—		450	650	μA	3.0	Fosc = 4 MHz			
	and the second second	-	0.710	1.1	mA	5.0	XT Oscillator Mode			
D012AE	er i Fibii	H	565	785	μA	3.0	Fosc = 4 MHz			
			0.895	1.3	mA	5.0				
D013E	—		2.5	2.9	mA	4.5	Fosc = 20 MHz			
DUIDE		—	2.75	3.5	mA	5.0	HS Oscillator Mode			

Note 1: The "\Dar "urrent is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement. Max values should be used when calculating total current consumption.

^{© 2007} Microchip Technology Inc.

PIC16LF627A/628A/648A (Industrial)

17.4 DC Characteristics: PIC16F627A/628A/648A (Industrial, Extended)

DC CHAI	RACTERI	STICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extendedOperating voltage VDD range as described in DC specification Table 17-2 andTable 17-3							
Param. No.	Sym	Characteristic/Device	Min	Тур†	Max	Unit	Conditions			
	VIL	Input Low Voltage								
D030		I/O ports with TTL buffer	Vss Vss	_	0.8 0.15 Vdd	V V	VDD = 4.5V to 5.5V			
D031 D032		with Schmitt Trigger input ⁽⁴⁾ MCLR, RA4/T0CKI,OSC1 (in RC mode)	Vss Vss	=	0.2 VDD 0.2 VDD	V V	(Note1)			
D033		OSC1 (in HS) OSC1 (in LP and XT)	Vss Vss	_	0.3 Vdd 0.6	V V				
	VIH	Input High Voltage								
D040		I/O ports with TTL buffer	2.0V .25 VDD + 0.8V	_	Vdd Vdd	V V	VDD = 4.5V to 5.5V otherwise			
D041 D042 D043		with Schmitt Trigger input ⁽⁴⁾ MCLR RA4/T0CKI OSC1 (XT and LP)	0.8 Vdd 0.8 Vdd 1.3		Vdd Vdd Vdd	V V V				
D043A D043B		OSC1 (in RC mode) OSC1 (in HS mode)	0.9 VDD 0.7 VDD	_	VDD VDD	V V	(Note1)			
D070	IPURB	PORTB weak pull-up current	50	200	400	μA	VDD = 5.0V, VPIN = VSS			
	IIL	Input Leakage Current ^{(2), (3)}								
D060 D061 D063		I/O ports (Except PORTA) PORTA ⁽⁴⁾ RA4/T0 <u>CKI</u> OSC1, MCLR			$\pm 1.0 \\ \pm 0.5 \\ \pm 1.0 \\ \pm 5.0$	μΑ μΑ μΑ μΑ	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \ pin \ at \ high-impedance \\ VSS \leq VPIN \leq VDD, \ pin \ at \ high-impedance \\ VSS \leq VPIN \leq VDD \\ VSS \leq VPIN \leq VDD, \ XT, \ HS \ and \ LP \\ oscillator \ configuration \end{array}$			
	Vol	Output Low Voltage				I				
D080	le	I/O ports ⁽⁴⁾	ica		0.6 0.6	V V	IOL = 8.5 mA, VDD = 4.5 V, -40° to +85°C IOL = 7.0 mA, VDD = 4.5 V, +85° to +125°C			
	Vон	Output High Voltage ⁽³⁾								
D090		I/O ports (Except RA4 ⁽⁴⁾)	Vdd - 0.7 Vdd - 0.7	_	_	V V	IOH = -3.0 mA, VDD = 4.5 V, -40° to +85°C IOH = -2.5 mA, VDD = 4.5 V, +85° to +125°C			
D150	Vod	Open-Drain High Voltage	_		8.5*	V	RA4 pin PIC16F627A/628A/648A, PIC16LF627A/628A/648A			
		Capacitive Loading Specs on C	Output Pins							
D100*	COSC2	OSC2 pin	—	—	15	pF	In XT, HS and LP modes when external clock used to drive OSC1.			
D101*	Сю	All I/O pins/OSC2 (in RC mode)	—	_	50	pF				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16F627A/628A/648A be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: Includes OSC1 and OSC2 when configured as I/O pins, CLKIN or CLKOUT.

TABLE 17-1: DC Characteristics: PIC16F627A/628A/648A (Industrial, Extended) PIC16LF627A/628A/648A (Industrial) PIC16LF627A/628A/648A (Industrial)

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)}\\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial and}\\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended}\\ \mbox{Operating voltage VDD range as described in DC specification}\\ \mbox{Table 17-2 and Table 17-3} \end{array}$									
Parameter No.	Sym	Characteristic	Min Typ† Max Units				Conditions					
		Data EEPROM Memory	 Data EEPROM Memory									
D120	ED	Endurance	100K	1M	_	E/W	$-40^\circ C \le T A \le 85^\circ C$					
D120A	ED	Endurance	10K	100K		E/W	85°C ≤ Ta ≤ 125°C					
D121	Vdrw	VDD for read/write	VMIN	—	5.5	V	VMIN = Minimum operating voltage					
D122	TDEW	Erase/Write cycle time		4	8*	ms						
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated					
D124	Tref	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M	10M	-	E/W	-40°C to +85°C					
		Program Flash Memory										
D130	Ер 🥖	Endurance	10K	100K	4	E/W	$-40^{\circ}C \le TA \le 85^{\circ}C$					
D130A	EP	Endurance	1000	10K	//-	E/W	85°C ≤ TA ≤ 125°C					
D131	VPR	VDD for read	VMIN		5.5	V	VMIN = Minimum operating voltage					
D132	VIE	VDD for Block erase	4.5	4	5.5	V						
D132A	VPEW	VDD for write	VMIN	/-	5.5	V	VMIN = Minimum operating voltage					
D133	TIE	Block Erase cycle time		4	8*	ms	VDD > 4.5V					
D133A	TPEW	Write cycle time		2	4*	ms						
D134	TRETP	Characteristic Retention	40	_	_	year	Provided no other					
							specifications are violated					

These parameters are characterized but not tested.

Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Refer to Section 13.7 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

 $[\]ensuremath{\textcircled{}^{\odot}}$ 2007 Microchip Technology Inc.

TABLE 17-2: COMPARATOR SPECIFICATIONS

	Operating Conditions: 2.0V < VDD <5.5V, -40°C < TA < +125°C, unless otherwise stated.									
Param No.	Characteristics	Sym	Min	Тур	Мах	Units	Comments			
D300	Input Offset Voltage	VIOFF		±5.0	±10	mV				
D301	Input Common Mode Voltage	VICM	0	—	Vdd - 1.5*	V				
D302	Common Mode Rejection Ratio	CMRR	55*	—	—	db				
D303	Response Time ⁽¹⁾	TRESP	—	300	400*	ns	VDD = 3.0V to 5.5V -40° to +85°C			
			_	400	600*	ns	VDD = 3.0V to 5.5V -85° to +125°C			
			-	400	600*	ns	VDD = 2.0V to 3.0V -40° to +85°C			
D304	Comparator Mode Change to Output Valid	Тмс2оv		300	10*	μS				

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 17-3: VOLTAGE REFERENCE SPECIFICATIONS

	Operating Conditions: 2.0V < VDD < 5.5V, -40°C < TA < +125°C, unless otherwise stated.								
Spec No.	Characteristics	Sym	Min	Тур	Мах	Units	Comments		
D310	Resolution	VRES	_	—	Vdd/24 Vdd/32	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)		
D311	Absolute Accuracy	VRAA		_	1/4 ⁽²⁾ * 1/2 ⁽²⁾ *	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)		
D312	Unit Resistor Value (R)	Vrur	_	2k*	—	Ω			
D313	Settling Time ⁽¹⁾	TSET	_	_	10*	μS			
100 17 7	These parameters are characterized but not tested.								


Note 1: Settling time measured while VRR = 1 and VR <3:0> transitions from '0000' to '1111'.

2: When VDD is between 2.0V and 3.0V, the VREF output voltage levels on RA2 described by the equation:[VDD/2 ± (3 – VDD)/2] may cause the Absolute Accuracy (VRAA) of the VREF output signal on RA2 to be greater than the stated max.

17.5 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS




^{© 2007} Microchip Technology Inc.

PIC16F627A/628A/648A

17.6 **Timing Diagrams and Specifications**





Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	4	MHz	XT and RC Osc mode, VDD = 5.0 V
			DC	_	20	MHz	HS, EC Osc mode
			DC		200	kHz	LP Osc mode
		Oscillator Frequency ⁽¹⁾	—	—	4	MHz	RC Osc mode, VDD = 5.0V
			0.1	//	4	MHz	XT Osc mode
			1	Í	20 200	MHz kHz	HS Osc mode LP Osc mode
				4		MHz	INTOSC mode (fast)
				48		kHz	INTOSC mode (slow)
1	Tosc	External CLKIN Period ⁽¹⁾	250	_		ns	XT and RC Osc mode
			50	_	_	ns	HS, EC Osc mode
-			5		-	μs	LP Osc mode
H -' I .		Oscillator Period ⁽¹⁾	250	9	1	ns	RC Osc mode
	50	u onuo	250	يەرلى	10,000	ns	XT Osc mode
			50		1,000	ns	HS Osc mode
			5		—	μs	LP Osc mode
			—	250	—	ns	INTOSC mode (fast)
			—	21		μs	INTOSC mode (slow)
2	Тсү	Instruction Cycle Time	200	Тсү	DC	ns	TCY = 4/FOSC
3	TosL, TosH	External CLKIN (OSC1) High External CLKIN Low	100*	_	—	ns	XT oscillator, Tosc L/H duty cycle
4	RC	External Biased RC Frequency	10 kHz*	_	4 MHz		VDD = 5.0V

These parameters are characterized but not tested.


Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-based period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max" cycle time limit is "DC" (no clock) for all devices.

Parameter No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions
F10	Fiosc	Oscillator Center frequency	_	4	—	MHz	
F13	∆losc	Oscillator Accuracy	3.96	4	4.04	MHz	VDD = 3.5 V, 25°C
			3.92	4	4.08	MHz	$2.0V \le VDD \le 5.5V$ $0^{\circ}C \le TA \le +85^{\circ}C$
			3.80	4	4.20	MHz	$2.0V \le VDD \le 5.5V$ -40°C \le TA \le +85°C (IND) -40°C \le TA \le +125°C (EXT)
F14 [*]	TIOSCST	Oscillator Wake-up from Sleep	_	6	8	μs	VDD = 2.0V, -40°C to +85°C
		start-up time	—	4	6	μs	VDD = 3.0V, -40°C to +85°C
			- (3	5	μs	VDD = 5.0V, -40°C to +85°C

PRECISION INTERNAL OSCILLATOR PARAMETERS TABLE 17-5:

Legend: TBD = To Be Determined. * Characterized but not tested.



^{© 2007} Microchip Technology Inc.

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	
10	TosH2ckL	OSC1 [↑] to CLKOUT↓	PIC16F62XA	—	75	200*	ns
10A			PIC16LF62XA	_	_	400*	ns
11	TosH2ckH	OSC1 [↑] to CLKOUT [↑]	PIC16F62XA	_	75	200*	ns
11A			PIC16LF62XA	_	_	400*	ns
12	ТскR	CLKOUT rise time	PIC16F62XA	—	35	100*	ns
12A			PIC16LF62XA	—	_	200*	ns
13	ТскF	CLKOUT fall time	PIC16F62XA	—	35	100*	ns
13A			PIC16LF62XA	—	_	200*	ns
14	TckL2I0V	CLKOUT ↓ to Port out valid		—	/	20*	ns
15	ТюV2скН	Port in valid before CLKOUT ↑	PIC16F62XA	Tosc+200 ns*	H		ns
			PIC16LF62XA	Tosc+400 ns*	//-		ns
16	TckH2iol	Port in hold after CLKOUT 1		0	-	_	ns
17	TosH2IoV	OSC1↑ (Q1 cycle) to	PIC16F62XA	_//	50	150*	ns
		Port out valid	PIC16LF62XA	H	-	300*	ns
18	TosH2ıol	OSC1 [↑] (Q2 cycle) to Port input inv (I/O in hold time)	alid	100* 200*	-	—	ns

TABLE 17-6: CLKOUT AND I/O TIMING REQUIREMENTS

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 17-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP

PWRT Time out 32 OST Time out ζζ Internal Reset Watchdog Timer Reset 31 34 ┢ 34 I/O Pins

PIC16F627A/628A/648A

FIGURE 17-7: BROWN-OUT RESET TIMING





TABLE 17-7:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2000	_		ns	VDD = 5V, -40°C to +85°C
31	Twdt	Watchdog Timer Time out Period (No Prescaler)	7*	18	33*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	-//	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	28*	72	132*	ms	VDD = 5V, -40°C to +85°C
34	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset	-	—	2.0*	μs	
35	TBOR	Brown-out Reset pulse width	100*	-	14	μs	VDD ≤ VBOR (D005)

Legend: TBD = To Be Determined.

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



^{© 2007} Microchip Technology Inc.

Param No.	Sym		Characteristic			Min	Тур†	Max	Units	Conditions
40	T⊤0H	T0CKI High	T0CKI High Pulse Width No Prescaler		0.5T	сү + 20*	_	_	ns	
		_		With Prescaler		10*	_	_	ns	
41	T⊤0L			No Prescaler	0.5T	CY + 20*			ns	
				With Prescaler		10*	_		ns	
42	T⊤0P	T0CKI Perio	d		20 or	Greater of: <u>Tcy + 40*</u> N		_	ns	N = prescale value (2, 4, , 256)
45	T⊤1H	•	Synchronous,	No Prescaler	0.5T	CY + 20*	_		ns	
		Time	Synchronous,	PIC16F62XA		15*	—	_	ns	
			with Prescaler	PIC16LF62XA		25*	—		ns	
			Asynchronous	PIC16F62XA		30*	—	-/	ns	
				PIC16LF62XA		50*	—	1	ns	
46	46 T⊤1L		Synchronous,	No Prescale <mark>r</mark>	0.5T	CY + 20*	-//	<u> </u>	ns	
		Time	Synchronous,	PIC16F62XA		15*	14	—	ns	
			Asynchronous	PIC16LF62XA		25*	-		ns	
				PIC16F62XA		30*	—	1	ns	
		1		PIC16LF62XA		50*	-/		ns	
47	TT1P	T1CKI input period	Synchronous	PIC16F62XA		Greater of: <u>Tcy + 40*</u> N	-	Ľ	ns	N = prescale value (1, 2, <mark>4</mark> , 8)
				PIC16LF62XA		Great <mark>er of:</mark> <u>Tcy + 40*</u> N				
15			Asynchronous	PIC16F62XA		60*	_	_	ns	
				PIC16LF62XA		100*			ns	
T	FT1	Timer1 oscillator input frequency range (oscillator enabled by setting bit T1OSCEN)			a	_	32.7(1)	-	kHz	7 1 7
48	TCKEZTMR1		xternal clock e	dge to timer		Tosc	E.	7Tosc	-	/a K a


TABLE 17-8: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This oscillator is intended to work only with 32.768 kHz watch crystals and their manufactured tolerances. Higher value crystal frequencies may not be compatible with this crystal driver.

FIGURE 17-9: CAPTURE/COMPARE/PWM TIMINGS



Param No.	Sym		Characteristic	Min	Тур†	Max	Units	Conditions	
50	TCCL	CCP input low time	No Prescaler		0.5TCY + 20*	-	-	ns	
				PIC16F62XA	10*	-	H	ns	
	1	1	With Prescaler	PIC16LF62XA	20*	—	_	ns	
51	Тссн	CCP input high time	No Prescaler	1	0.5Tcy + 20*	-	—	ns	
				PIC16F62XA	10*	—		ns	
	1		With Prescaler	PIC16LF62XA	20*			ns	
52	TCCP	CCP input perio	d		<u>3Tcy + 40*</u> N	-	—	ns	N = prescale value (1,4 or 16
53	TccR	CCP output rise	time	PIC16F62XA		10	25*	ns	
21	0.4	a f mái	min	PIC16LF62XA	/	25	45*	ns	
54	TCCF	CCP output fall t	ime	PIC16F62XA		_10	25*	ns	/ 💽 🖉 👷 👘
				PIC16LF62XA		25	45*	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

 $[\]ensuremath{\textcircled{}^{\odot}}$ 2007 Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A

NOTES:



Electrónica S.A. de C.V.

DS40044F-page 148

 $\ensuremath{\textcircled{}^{\odot}}$ 2007 Microchip Technology Inc.


18.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25° C. 'Max' or 'Min' represents (mean + 3σ) or (mean - 3σ) respectively, where σ is standard deviation, over the whole temperature range.






^{© 2007} Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A




DS40044F-page 150

© 2007 Microchip Technology Inc.

www.agelectronica.com

www.agelectronica.com




© 2007 Microchip Technology Inc.

DS40044F-page 151

www.agelectronica.com

www.agelectronica.com

PIC16F627A/628A/648A



DS40044F-page 152

www.agelectronica.com




www.agelectronica.com


^{© 2007} Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A









DS40044F-page 154

© 2007 Microchip Technology Inc.

FIGURE 18-12: TYPICAL INTERNAL OSCILLATOR DEVIATION vs. VDD AT 25°C – 4 MHz MODE










^{© 2007} Microchip Technology Inc.











DS40044F-page 156

© 2007 Microchip Technology Inc.

PIC16F627A/628A/648A









© 2007 Microchip Technology Inc.

www.agelectronica.com








DS40044F-page 158

© 2007 Microchip Technology Inc.





Electrónica S.A. de C.V.

www.agelectronica.com


^{© 2007} Microchip Technology Inc.

Example

19.0 PACKAGING INFORMATION

19.1 Package Marking Information

18-Lead PDIP




Legend:	XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
---------	--	--

© 2007 Microchip Technology Inc.

www.agelectronica.com

PIC16F627A/628A/648A

18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]




Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

18-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]



Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-051B

^{© 2007} Microchip Technology Inc.

PIC16F627A/628A/648A

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]




	Units		MILLIMETERS	6	
Dimensi	on Limits	MIN	NOM	MAX	
Number of Pins	Ν	100	20	100	100 m
Pitch	е	5 /	0.65 BSC	Same 1	
Overall Height	A		3 - 1	2.00	. / p 🕅
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	6.90	7.20	7.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF		
Lead Thickness	С	0.09	-	0.25	
Foot Angle	¢	0°	4°	8°]
Lead Width	b	0.22	-	0.38]

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length



		Units		MILLIMETERS	6	
	Dimension	Limits	MIN	NOM	MAX	
Hilmo	Number of Pins	N		28		1 L.
LILE A	Pitch	е		0.65 BSC	3	/ 🖬 📝
	Overall Height	A	0.80	0.90	1.00	
	Standoff	A1	0.00	0.02	0.05	
	Contact Thickness	A3		0.20 REF		
	Overall Width	E		6.00 BSC		
	Exposed Pad Width	E2	3.65	3.70	4.20	
	Overall Length	D		6.00 BSC		
	Exposed Pad Length	D2	3.65	3.70	4.20	
	Contact Width	b	0.23	0.30	0.35	
	Contact Length	L	0.50	0.55	0.70	
	Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

^{© 2007} Microchip Technology Inc.