

# 32-bit XLP Microcontrollers (up to 256 KB Flash and 64 KB SRAM) with Audio and Graphics Interfaces, USB, and Advanced Analog

#### **Operating Conditions**

- 2.5V to 3.6V, -40°C to +85°C, DC to 72 MHz
- 2.5V to 3.6V, -40°C to +105°C, DC to 72 MHz

#### Core: 72 MHz/116 DMIPS MIPS32® M4K®

- MIPS16e<sup>®</sup> mode for up to 40% smaller code size
- Code-efficient (C and Assembly) architecture
- Single-cycle (MAC) 32x16 and two-cycle 32x32 multiply

#### **Clock Management**

- · 0.9% internal oscillator
- · Programmable PLLs and oscillator clock sources
- · Fail-Safe Clock Monitor (FSCM)
- · Independent Watchdog Timer
- · Fast wake-up and start-up

### **Power Management**

- Various power management options for extreme power reduction (Deep Sleep, Sleep, and Idle)
- Deep Sleep current: 673 nA (typical)
- · Integrated POR and BOR
- Programmable High/Low-Voltage Detect (HLVD) on VDD

#### **Audio Interface Features**

- Data communication: I<sup>2</sup>S, LJ, RJ, and DSP modes
- Control interface: SPI and I<sup>2</sup>C
- · Master clock:
  - Generation of fractional clock frequencies
  - Can be synchronized with USB clock
  - Can be tuned in run-time

### **Advanced Analog Features**

- · ADC Module:
  - 10-bit 1.1 Msps rate with one S&H
  - Up to 10 analog inputs on 28-pin devices and 13 analog inputs on 44-pin devices
- Flexible and independent ADC trigger sources
- Charge Time Measurement Unit (CTMU):
  - Supports mTouch™ capacitive touch sensing
  - Provides high-resolution time measurement (1 ns)
  - On-chip temperature measurement capability
- · Comparators:
  - Up to three Analog Comparator modules
  - Programmable references with 32 voltage points

#### **Timers/Output Compare/Input Capture**

- · Five General Purpose Timers:
  - Five 16-bit and up to two 32-bit Timers/Counters
- · Five Output Compare (OC) modules
- · Five Input Capture (IC) modules
- · Peripheral Pin Select (PPS) to allow function remap
- Real-Time Clock and Calendar (RTCC) module

#### **Communication Interfaces**

- USB 2.0-compliant Full-speed OTG controller
- Two UART modules (18 Mbps):
  - Supports LIN 2.1 protocols and IrDA® support
- Two 4-wire SPI modules (25 Mbps)
- Two I<sup>2</sup>C modules (up to 1 Mbaud) with SMBus support
- · PPS to allow function remap
- Parallel Master Port (PMP)

### **Direct Memory Access (DMA)**

- Four channels of hardware DMA with automatic data size detection
- · Two additional channels dedicated for USB
- Programmable Cyclic Redundancy Check (CRC)

#### Input/Output

- 10 mA source/sink on all I/O pins and up to 14 mA on nonstandard VoH
- · 5V-tolerant pins
- · Selectable open drain, pull-ups, and pull-downs
- External interrupts on all I/O pins

### **Qualification and Class B Support**

- AEC-Q100 REVG (Grade 2 -40°C to +105°C) (planned)
- Class B Safety Library, IEC 60730 (planned)

#### **Debugger Development Support**

- In-circuit and in-application programming
- 4-wire MIPS® Enhanced JTAG interface
- Unlimited program and six complex data breakpoints
- IEEE 1149.2-compatible (JTAG) boundary scan

#### **Integrated Software Libraries and Tools**

- C/C++ compiler with native DSP/fractional support
- MPLAB<sup>®</sup> Harmony Integrated Software Framework
- · USB stack

### **Packages**

Туре	SOIC	QI	QFN				
Pin Count	28	28	44	44			
I/O Pins (up to)	21	21	34	34			
Contact/Lead Pitch	1.27	0.65	0.65	0.80			
Dimensions	17.90x10.30x2.65	6x6x0.9	8x8x0.9	10x10x1.0			

Note: All dimensions are in millimeters (mm) unless specified.

TABLE 1: PIC32MX1XX 28/44-PIN XLP (GENERAL PURPOSE) FAMILY FEATURES

				Re	mappab	le Per	iphera	als				G G		els)				
Device	Pins	Program Memory (KB) <sup>(1)</sup>	Data Memory (KB)	Remappable Pins	Timers <sup>(2)</sup> /Capture/ Compare/PWM	UART	SPI/I <sup>2</sup> S	External Interrupts <sup>(3)</sup>	Analog Comparators	I <sup>2</sup> C <sup>TM</sup>	<b>PMP</b>	DMA Channels (Programmable/Dedicated)	СТМП	10-bit 1 Msps ADC (Channels)	RTCC	sul O/I	JTAG	Packages
PIC32MX154F128B	28	100.10	32	20	5/5/5/5	2	2	5	3	2	Υ	4/2	Υ	10	Υ	21	V	SOIC, QFN
PIC32MX154F128D	44	128+12 44		30	3/3/3/3	2	2	5	3	2	ř	4/2	Ť	13	Ť	35	Ť	TQFP, QFN
PIC32MX174F256B	28	256+12	64	20	5/5/5/5	2	2	5	3	2	Υ	4/2	Υ	10	Υ	21	Υ	SOIC, QFN
PIC32MX174F256D	44	250+12	04	30	3/3/3/3			3	3		ľ	4/2	1	13	ſ	35	ľ	TQFP, QFN

This device features 12 KB of Boot Flash memory.

Four out of five timers are remappable.

2: 3: Four out of five external interrupts are remappable.

TABLE 2: PIC32MX2XX 28/44-PIN XLP (USB) FAMILY FEATURES

		_		Remappable Peripherals								g		els)							
Device	Pins	Program Memory (KB) <sup>(1)</sup>	Data Memory (KB)	Remappable Pins	Timers <sup>(2)</sup> /Capture/ Compare/PWM	UART	SPI/I <sup>2</sup> S	External Interrupts <sup>(3)</sup>	Analog Comparators	USB On-The-Go (OTG)	I <sup>2</sup> C <sup>TM</sup>	PMP	DMA Channels (Programmable/Dedicated)	СТМО	10-bit 1 Msps ADC (Channels)	RTCC	I/O Pins	JTAG	Packages		
PIC32MX254F128B	28	128+12	128+12 32	28+12   32	128+12 32	17	FIFIFIF			,		Y	_	· ·	4/0	· ·	9	Υ	17	· ·	SOIC, QFN
PIC32MX254F128D	44			32	29	5/5/5/5	2	2	5	3	Y	2	Y	4/2	Y	13	Y	35	Y	TQFP, QFN	
PIC32MX274F256B	28	256+12	64	17	5/5/5	2	2	5	3	_	2	Υ	4/2	Υ	9		17	Υ	SOIC, QFN		
PIC32MX274F256D	44	256+12	04	29	3/3/3	2	2	3	3	ľ	2	Y	4/2	r	13	ſ	35	r	TQFP, QFN		

This device features 12 KB of Boot Flash memory.

Four out of five timers are remappable.


Four out of five external interrupts are remappable.

### **Pin Diagrams**

### TABLE 3: PIN NAMES FOR 28-PIN GENERAL PURPOSE DEVICES

### 28-PIN SOIC (TOP VIEW)(1,2,3)

### PIC32MX154F128B PIC32MX174F256B



Pin#	Full Pin Name
1	MCLR
2	VREF+/AN0/C3INC/RPA0/ASDA1/CTED1/PMA1/RA0
3	VREF-/AN1/RPA1/ASCL1/CTED2/RA1
4	PGED2/AN2/C1IND/C2INB/C3IND/RPB0/RB0
5	PGEC2/AN3/C1INC/C2INA/LVDIN/RPB1/CTED12//RB1
6	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2
7	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3
8	Vss
9	OSC1/CLKI/RPA2/RA2
10	OSC2/CLKO/RPA3/PMA0/RA3
11	SOSCI/RPB4/RB4 <sup>(4)</sup>
12	SOSCO/RPA4/T1CK/CTED9/RA4 <sup>(4)</sup>
13	VDD
14	PGED3/RPB5/ASDA2/PMD7/RB5


Pin#	Full Pin Name
15	PGEC3/RPB6/ASCL2/PMD6/RB6
16	TDI/RPB7/CTED3/PMD5/INT0/RB7
17	TCK/RPB8/SCL1/CTED10/PMD4/RB8
18	TDO/RPB9/SDA1/CTED4/PMD3/RB9
19	Vss
20	VCAP
21	PGED1/RPB10/CTED11/PMD2/RB10
22	PGEC1/TMS/RPB11/PMD1/RB11
23	AN12/PMD0/RB12
24	AN11/RPB13/CTPLS/PMRD/RB13
25	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/PMWR/RB14
26	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
27	AVss
28	AVDD

- Note
- 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 12.3 "Peripheral Pin Select" for restrictions.
- 2: Every I/O port pin (RAx-RBx) can be used as a change notification pin (CNAx-CNBx). See 12.0 "I/O Ports" for more information.
- 3: Shaded pins are 5V tolerant.
- 4: Except for default primary function on this pin, all alternate functions can be input only. Do not attempt to use or assign an output feature.

#### TABLE 4: **PIN NAMES FOR 28-PIN USB DEVICES**

28-PIN SOIC (TOP VIEW)(1,2,3)

PIC32MX254F128B PIC32MX274F256B



Pin#	Full Pin Name
1	MCLR
2	PGED3/VREF+/AN0/C3INC/RPA0/ASDA1/CTED1/PMD7/RA0
3	PGEC3/VREF-/AN1/RPA1/ASCL1/CTED2/PMD6/RA1
4	PGED2/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0
5	PGEC2/AN3/C1INC/C2INA/LVDIN/RPB1/CTED12/PMD1//RB1
6	PGED1/AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2
7	PGEC1/AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3
8	Vss
9	OSC1/CLKI/RPA2/RA2
10	OSC2/CLKO/RPA3/PMA0/RA3
11	SOSCI/RPB4/CTED11/RB4 <sup>(4)</sup>
12	SOSCO/RPA4/T1CK/CTED9/RA4 <sup>(4)</sup>
13	VDD
14	TMS/RPB5/USBID/RB5

Pin#	Full Pin Name
15	VBUS
16	TDI/RPB7/CTED3/PMD5/INT0/RB7
17	TCK/RPB8/SCL1/CTED10/PMD4/RB8
18	TDO/RPB9/SDA1/CTED4/PMD3/RB9
19	Vss
20	VCAP
21	D+
22	D-
23	Vusb3v3
24	AN11/RPB13/CTPLS/PMRD/RB13
25	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/PMA1/RB14
26	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
27	AVss
28	AVDD


- Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 12.3 "Peripheral Pin Select" for restrictions.
  - Every I/O port pin (RAx-RBx) can be used as a change notification pin (CNAx-CNBx). See 12.0 "I/O Ports" for more information.

  - Except for default primary function on this pin, all alternate functions can be input only. Do not attempt to use or assign an output feature.

### TABLE 5: PIN NAMES FOR 28-PIN GENERAL PURPOSE DEVICES

28-PIN QFN (TOP VIEW)(1,2,3.4)

### PIC32MX154F128B PIC32MX174F256B



Pin#	Full Pin Name
1	PGED2/AN2/C1IND/C2INB/C3IND/RPB0/RB0
2	PGEC2/AN3/C1INC/C2INA/LVDIN/RPB1/CTED12/RB1
3	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2
4	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3
5	Vss
6	OSC1/CLKI/RPA2/RA2
7	OSC2/CLKO/RPA3/PMA0/RA3
8	SOSCI/RPB4/RB4 <sup>(5)</sup>
9	SOSCO/RPA4/T1CK/CTED9/RA4 <sup>(5)</sup>
10	VDD
11	PGED3/RPB5/ASDA2/PMD7/RB5
12	PGEC3/RPB6/ASCL2/PMD6/RB6
13	TDI/RPB7/CTED3/PMD5/INT0/RB7
14	TCK/RPB8/SCL1/CTED10/PMD4/RB8

Pin#	Full Pin Name
15	TDO/RPB9/SDA1/CTED4/PMD3/RB9
16	Vss
17	VCAP
18	PGED1/RPB10/CTED11/PMD2/RB10
19	PGEC1/TMS/RPB11/PMD1/RB11
20	AN12/PMD0/RB12
21	AN11/RPB13/CTPLS/PMRD/RB13
22	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/PMWR/RB14
23	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
24	AVss
25	AVDD
26	MCLR
27	VREF+/AN0/C3INC/RPA0/ASDA1/CTED1/PMA1/RA0
28	VREF-/AN1/RPA1/ASCL1/CTED2/RA1


Note

- 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 12.3 "Peripheral Pin Select" for restrictions.
- 2: Every I/O port pin (RAx-RBx) can be used as a change notification pin (CNAx-CNBx). See 12.0 "I/O Ports" for more information.
- 3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
- 4: Shaded pins are 5V tolerant.
- 5: Except for default primary function on this pin, all alternate functions can be input only. Do not attempt to use or assign an output feature.

#### TABLE 6: PIN NAMES FOR 28-PIN USB DEVICES

28-PIN QFN (TOP VIEW)(1,2,3,4)

### PIC32MX254F128B PIC32MX274F256B




Pin#	Full Pin Name
1	PGED2/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0
2	PGEC2/AN3/C1INC/C2INA/LVDIN/RPB1/CTED12/PMD1/RB1
3	PGED1/AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2
4	PGEC1/AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3
5	Vss
6	OSC1/CLKI/RPA2/RA2
7	OSC2/CLKO/RPA3/PMA0/RA3
8	SOSCI/RPB4/CTED11/RB4 <sup>(5)</sup>
9	SOSCO/RPA4/T1CK/CTED9/RA4 <sup>(5)</sup>
10	VDD
11	TMS/RPB5/USBID/RB5
12	VBUS
13	TDI/RPB7/CTED3/PMD5/INT0/RB7
14	TCK/RPB8/SCL1/CTED10/PMD4/RB8

	Pin#	Full Pin Name
	15	TDO/RPB9/SDA1/CTED4/PMD3/RB9
	16	Vss
Ī	17	VCAP
Ī	18	D+
Ī	19	D-
Ī	20	VUSB3V3
	21	AN11/RPB13/CTPLS/PMRD/RB13
	22	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/PMA1/RB14
	23	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
	24	AVss
	25	AVDD
	26	MCLR
	27	PGED3/VREF+/AN0/C3INC/RPA0/ASDA1/CTED1/PMD7/RA0
	28	PGEC3/VREF-/AN1/RPA1/ASCL1/CTED2/PMD6/RA1

- Note
- 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 12.3 "Peripheral Pin Select" for restrictions.
- 2: Every I/O port pin (RAx-RBx) can be used as a change notification pin (CNAx-CNBx). See 12.0 "I/O Ports" for more information.
- 3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
- 4: Shaded pins are 5V tolerant.
- 5: Except for default primary function on this pin, all alternate functions can be input only. Do not attempt to use or assign an output feature.

TABLE 7: PIN NAMES FOR 44-PIN GENERAL PURPOSE DEVICES




Pin#	Full Pin Name
1	RPB9/SDA1/CTED4/PMA7/RB9
2	RPC6/PMA1/RC6
3	RPC7/PMCS1/RC7
4	RPC8/PMD5/RC8
5	RPC9/CTED7/PMD6/RC9
6	Vss
7	VCAP
8	PGED1/RPB10/CTED11/PMA8/RB10
9	PGEC1/TMS/RPB11/PMA9/RB11
10	AN12/PMD0/RB12
11	AN11/RPB13/CTPLS/PMRD/RB13
12	PGED4/PMA10/RA10
13	PGEC4/TCK/CTED8/PMD3/RA7
14	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/RB14
15	AN9/C3INA/RPB15/SCK2/CTED6/PMA0/RB15
16	AVss
17	AVDD
18	MCLR
19	VREF+/AN0/C3INC/RPA0/ASDA1/CTED1/RA0
20	VREF-/AN1/RPA1/ASCL1/CTED2/RA1
21	PGED2/AN2/C1IND/C2INB/C3IND/RPB0/RB0
22	PGEC2/AN3/C1INC/C2INA/LVDIN/RPB1/CTED12/RB1

Pin#	Full Pin Name
23	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2
24	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMA2/RB3
25	AN6/RPC0/RC0
26	AN7/RPC1/RC1
27	AN8/RPC2/PMWR/RC2
28	VDD
29	Vss
30	OSC1/CLKI/RPA2/RA2
31	OSC2/CLKO/RPA3/RA3
32	TDO/RPA8/PMD2/RA8
33	SOSCI/RPB4/CTED11/RB4 <sup>(5)</sup>
34	SOSCO/RPA4/T1CK/CTED9/RA4 <sup>(5)</sup>
35	TDI/RPA9/PMD1/RA9
36	RPC3/RC3
37	RPC4/PMD4/RC4
38	RPC5/PMD7/RC5
39	Vss
40	VDD
41	PGED3/RPB5/ASDA2/PMA3/RB5
42	PGEC3/RPB6/ASCL2/PMA6/RB6
43	RPB7/CTED3/PMA5/INT0/RB7
44	RPB8/SCL1/CTED10/PMA4/RB8

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 12.3 "Peripheral Pin Select" for restrictions.

- 2: Every I/O port pin (RAx-RBx) can be used as a change notification pin (CNAx-CNBx). See 12.0 "I/O Ports" for more information.
- 3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
- 4: Shaded pins are 5V tolerant.
- 5: Except for default primary function on this pin, all alternate functions can be input only. Do not attempt to use or assign an output feature.

#### TABLE 8: PIN NAMES FOR 44-PIN USB DEVICES



Pin#	Full Pin Name
1	RPB9/SDA1/CTED4/PMA7/RB9
2	RPC6/PMA1/RC6
3	RPC7/PMCS1/RC7
4	RPC8/PMD5/RC8
5	RPC9/CTED7/PMD6/RC9
6	Vss
7	VCAP
8	D+
9	D-
10	Vusb3v3
11	AN11/RPB13/CTPLS/PMRD/RB13
12	PGED4/PMD0/RA10
13	PGEC4/TCK/CTED8/PMD3/RA7
14	CVREFOUT/AN10/C3INB/RPB14/SCK1/CTED5/RB14
15	AN9/C3INA/RPB15/SCK2/CTED6/PMA0/RB15
16	AVss
17	AVDD
18	MCLR
19	PGED3/VREF+/AN0/C3INC/RPA0/ASDA1/CTED1/PMA3/RA0
20	PGEC3/VREF-/AN1/RPA1/ASCL1/CTED2/PMA6/RA1
21	PGED2/AN2/C1IND/C2INB/C3IND/RPB0/PMA10/RB0
22	PGEC2/AN3/C1INC/C2INA/LVDIN/RPB1/CTED12/PMA9/RB1

	Pin#	Full Pin Name
ĺ	23	PGED1/AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMA8/RB2
	24	PGEC1/AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMA2/RB3
	25	AN6/RPC0/RC0
	26	AN7/RPC1/RC1
	27	AN8/RPC2/PMWR/RC2
	28	VDD
	29	Vss
	30	OSC1/CLKI/RPA2/RA2
	31	OSC2/CLKO/RPA3/RA3
	32	TDO/RPA8/PMD2/RA8
	33	SOSCI/RPB4/CTED11/RB4 <sup>(5)</sup>
	34	SOSCO/RPA4/T1CK/CTED9/RA4 <sup>(5)</sup>
	35	TDI/RPA9/PMD1/RA9
	36	AN12/RPC3/RC3
	37	RPC4/PMD4/RC4
	38	RPC5/PMD7/RC5
	39	Vss
	40	VDD
	41	TMS/RPB5/USBID/RB5
	42	VBUS
	43	RPB7/CTED3/PMA5/INT0/RB7
	44	RPB8/SCL1/CTED10/PMA4/RB8

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 12.3 "Peripheral Pin Select" for restrictions.

- 2: Every I/O port pin (RAx-RBx) can be used as a change notification pin (CNAx-CNBx). See 12.0 "I/O Ports" for more information.
- 3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
- 4: Shaded pins are 5V tolerant.
- 5: Except for default primary function on this pin, all alternate functions can be input only. Do not attempt to use or assign an output feature.

### **Table of Contents**

1.0	Device Overview	13
2.0	Guidelines for Getting Started with 32-bit MCUs	27
3.0	CPU	35
4.0	Memory Organization	39
5.0	Resets	
6.0	Interrupt Controller	57
7.0	Flash Program Memory	67
8.0	Oscillator Configuration	73
9.0	Direct Memory Access (DMA) Controller	87
10.0	Prefetch Cache	
11.0	USB On-The-Go (OTG)	117
12.0	I/O Ports	141
	Timer1	
14.0	Timer2/3, Timer4/5	161
	Watchdog Timer (WDT)	
16.0	Deep Sleep Watchdog Timer (DSWDT)	171
	Input Capture	
18.0	Output Compare	177
19.0	Serial Peripheral Interface (SPI)	181
	Inter-Integrated Circuit (I <sup>2</sup> C)	
21.0	Universal Asynchronous Receiver Transmitter (UART)	199
	Parallel Master Port (PMP)	
	Real-Time Clock and Calendar (RTCC)	
24.0	10-bit Analog-to-Digital Converter (ADC)	233
25.0	Comparator	245
26.0	Comparator Voltage Reference (CVREF)	249
	High/Low-Voltage Detect (HLVD)	
28.0	Charge Time Measurement Unit (CTMU)	257
29.0	Power-Saving Features	263
30.0	Special Features	277
31.0	Instruction Set	289
32.0	Development Support	291
33.0	Electrical Characteristics	295
34.0	DC and AC Device Characteristics Graphs	339
35.0	Packaging Information	343
	Microchip Web Site	
Custo	omer Change Notification Service	363
Cust	omer Support	363
Prod	luct Identification System	364

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

#### Referenced Sources

This device data sheet is based on the following individual chapters of the "PIC32 Family Reference Manual". These documents should be considered as the general reference for the operation of a particular module or device feature.

**Note:** To access the following documents, refer to the *Documentation > Reference Manuals* section of the Microchip PIC32 website: http://www.microchip.com/pic32

- Section 1. "Introduction" (DS60001127)
- Section 2. "CPU" (DS60001113)
- Section 3. "Memory Organization" (DS60001115)
- Section 4. "Prefetch Cache" (DS60001119)
- Section 5. "Flash Program Memory" (DS60001121)
- Section 6. "Oscillator Configuration" (DS60001112)
- Section 7. "Resets" (DS60001118)
- Section 8. "Interrupt Controller" (DS60001108)
- Section 9. "Watchdog Timer and Power-up Timer" (DS60001114)
- Section 10. "Power-Saving Features" (DS60001130)
- Section 12. "I/O Ports" (DS60001120)
- Section 13. "Parallel Master Port (PMP)" (DS60001128)
- Section 14. "Timers" (DS60001105)
- Section 15. "Input Capture" (DS60001122)
- Section 16. "Output Compare" (DS60001111)
- Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104)
- Section 19. "Comparator" (DS60001110)
- Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109)
- Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107)
- Section 23. "Serial Peripheral Interface (SPI)" (DS60001106)
- Section 24. "Inter-Integrated Circuit (I<sup>2</sup>C)" (DS60001116)
- Section 27. "USB On-The-Go (OTG)" (DS60001126)
- Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125)
- Section 31. "Direct Memory Access (DMA) Controller" (DS60001117)
- Section 32. "Configuration" (DS60001124)
- Section 33. "Programming and Diagnostics" (DS60001129)
- Section 37. "Charge Time Measurement Unit (CTMU)" (DS60001167)
- Section 38. "High/Low Voltage Detect (HLVD)" (DS number pending)

NOTES:			

### 1.0 DEVICE OVERVIEW

Note:


This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to documents listed in the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This document contains device-specific information for PIC32MX1XX/2XX 28/44-pin XLP Family devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MX1XX/2XX 28/44-pin XLP Family of devices.

Table 1-1 through Table 1-16 list the functions of the various pins shown in the pinout diagrams.

#### FIGURE 1-1: BLOCK DIAGRAM



**TABLE 1-1: ADC PINOUT I/O DESCRIPTIONS** 

	Pin Number <sup>(1)</sup>					
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description
			Δ.	Converter		
AN0	27	2	19	I	Analog	Analog input channels.
AN1	28	3	20	I	Analog	
AN2	1	4	21	I	Analog	
AN3	2	5	22	I	Analog	
AN4	3	6	23	I	Analog	
AN5	4	7	24	I	Analog	
AN6	_	_	25	I	Analog	
AN7	_	_	26	I	Analog	
AN8	_	_	27	I	Analog	
AN9	23	26	15	I	Analog	
AN10	22	25	14	I	Analog	
AN11	21	24	11	I	Analog	
AN12	20 <sup>(2)</sup>	23 <sup>(2)</sup>	10	I	Analog	

**Legend:** CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output

P = Power

TTL = TTL input buffer

PPS = Peripheral Pin Select

I = Input --=N/A

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for General Purpose devices only.

TABLE 1-2: OSCILLATOR PINOUT I/O DESCRIPTIONS

	Pin Number <sup>(1)</sup>										
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description					
	Oscillators										
CLKI	6	9	30	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.					
CLKO	7	10	31	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.					
OSC1	6	9	30	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.					
OSC2	7	10	31	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.					
SOSCI	8	11	33	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.					
sosco	9	12	34	O <sup>(2)</sup>	_	32.768 kHz low-power oscillator crystal output; 32.768 external clock input.					
REFCLKI	PPS	PPS	PPS	I	ST	Reference Input Clock					
REFCLKO	PPS	PPS	PPS	0	_	Reference Output Clock					

**Legend:** CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer Analog = Analog input O = Output P = Power

TTL = TTL input buffer PPS = Peripheral Pin Select — = N/ANote 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: When SOSC is configured for an external clock source, SOSCO will be an input.

TABLE 1-3: IC1 THROUGH IC5 PINOUT I/O DESCRIPTIONS

	Pi	in Number	(1)							
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description				
	Input Capture									
IC1	PPS	PPS	PPS	I	ST	Input Capture Input 1-5				
IC2	PPS	PPS	PPS	I	ST					
IC3	PPS	PPS	PPS	I	ST					
IC4	PPS	PPS	PPS	I	ST					
IC5	PPS	PPS	PPS	I	ST					

**Legend:** CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer Analog = Analog input O = Output P = Power I = Input — = N/A

TTL = TTL input buffer PPS = Peripheral Pin Select — = N/A **Note 1:** Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-4: OC1 THROUGH OC5 PINOUT I/O DESCRIPTIONS

	P	in Number	(1)			
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type		Description
	are					
OC1	PPS	PPS	PPS	0	_	Output Compare Output 1-5
OC2	PPS	PPS	PPS	0	_	
OC3	PPS	PPS	PPS	0	_	
OC4	PPS	PPS	PPS	0	_	
OC5	PPS	PPS	PPS	0	_	
OCFA	PPS	PPS	PPS	I	ST	Output Compare Fault A Input
OCFB	PPS	PPS	PPS	I	ST	Output Compare Fault B Input

**Legend:** CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

TTL = TTL input buffer PPS = Peripheral Pin Select — = N/A **Note 1:** Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-5: EXTERNAL INTERRUPTS PINOUT I/O DESCRIPTIONS

	Pi	in Number	(1)								
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description					
	External Interrupts										
INT0	13	16	43	I	ST	External Interrupt 0-4					
INT1	PPS	PPS	PPS	I	ST						
INT2	PPS	PPS	PPS	I	ST						
INT3	PPS	PPS	PPS	I	ST						
INT4	PPS	PPS	PPS	I	ST						

**Legend:** CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer Analog = Analog input O = Output

PPS = Peripheral Pin Select

P = Power I = Input — = N/A

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-6: PORTA THROUGH PORTC PINOUT I/O DESCRIPTIONS

	P	in Number	(1)			
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description
RA0	27	2	19	I/O	ST	PORTA is a bidirectional I/O port
RA1	28	3	20	I/O	ST	
RA2	6	9	30	I/O	ST	
RA3	7	10	31	I/O	ST	
RA4	9	12	34	I/O	ST	
RA7	_	_	13	I/O	ST	
RA8	_	_	32	I/O	ST	
RA9	_	_	35	I/O	ST	
RA10	_	_	12	I/O	ST	
					PORTB	
RB0	1	4	21	I/O	ST	PORTB is a bidirectional I/O port
RB1	2	5	22	I/O	ST	
RB2	3	6	23	I/O	ST	
RB3	4	7	24	I/O	ST	
RB4	8	11	33	I/O	ST	
RB5	11	14	41	I/O	ST	
RB6	12 <sup>(2)</sup>	15 <sup>(2)</sup>	42 <sup>(3)</sup>	I/O	ST	
RB7	13	16	43	I/O	ST	
RB8	14	17	44	I/O	ST	
RB9	15	18	1	I/O	ST	
RB10	18 <sup>(3)</sup>	21 <sup>(3)</sup>	8(3)	I/O	ST	
RB11	19 <sup>(3)</sup>	22 <sup>(3)</sup>	9(3)	I/O	ST	
RB12	20 <sup>(3)</sup>	23 <sup>(3)</sup>	10 <sup>(3)</sup>	I/O	ST	
RB13	21	24	11	I/O	ST	
RB14	22	25	14	I/O	ST	
RB15	23	26	15	I/O	ST	

**Legend:** CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

TTL = TTL input buffer

Analog = Analog input P = Power O = Output I = Input PPS = Peripheral Pin Select P = Power I = Input I = Input

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for General Purpose devices only.

3: This pin is not available for devices with USB.

TABLE 1-6: PORTA THROUGH PORTC PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Number <sup>(1)</sup>									
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description				
	PORTC									
RC0	_		25	I/O	ST	PORTC is a bidirectional I/O port				
RC1	_	_	26	I/O	ST					
RC2	_	_	27	I/O	ST					
RC3	_	_	36	I/O	ST					
RC4	_	_	37	I/O	ST					
RC5	_	_	38	I/O	ST					
RC6	_	_	2	I/O	ST					
RC7	_	_	3	I/O	ST					
RC8	_	_	4	I/O	ST					
RC9	_	_	5	I/O	ST					

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer Analog = Analog input P = Power
O = Output I = Input
PPS = Peripheral Pin Select — = N/A

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for General Purpose devices only.

3: This pin is not available for devices with USB.

TABLE 1-7: TIMER1 THROUGH TIMER5 AND RTCC PINOUT I/O DESCRIPTIONS

	Pi	n Number <sup>(</sup>	(1)				
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description	
				Timer'	I through 7	limer5	
T1CK	9	12	34	ı	ST	Timer1-5 External Clock Input	
T2CK	PPS	PPS	PPS	I	ST		
T3CK	PPS	PPS	PPS	I	ST		
T4CK	PPS	PPS	PPS	I	ST		
T5CK	PPS	PPS	PPS	ı	ST		
Real-Time Clock and Calendar							
RTCC	4	7	24	O ST Real-Time Clock Alarm Output			

Legend:CMOS = CMOS compatible input or output<br/>ST = Schmitt Trigger input with CMOS levels<br/>TTL = TTL input bufferAnalog = Analog input<br/>O = Output<br/>PPS = Peripheral Pin SelectP = Power<br/>I = Input<br/>PPS = Peripheral Pin Select

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-8: UART1 AND UART2 PINOUT I/O DESCRIPTIONS

	Pi	n Number <sup>(</sup>	(1)				
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description	
Universal Asynchronous Receiver Transmitter 2							
U1CTS	PPS	PPS	PPS	I	ST	UART1 Clear to Send	
U1RTS	PPS	PPS	PPS	0	1	UART1 Ready to Send	
U1RX	PPS	PPS	PPS	I	ST	UART1 Receive	
U1TX	PPS	PPS	PPS	0		UART1 Transmit	
		U	Jniversal A	synchr	onous Rec	eiver Transmitter 2	
U2CTS	PPS	PPS	PPS	I	ST	UART2 Clear to Send	
U2RTS	PPS	PPS	PPS	0	_	UART2 Ready to Send	
U2RX	PPS	PPS	PPS	I	ST	UART2 Receive	
U2TX	PPS	PPS	PPS	0		UART2 Transmit	

 Legend:
 CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer
 Analog = Analog input O = Power O = Output I = Input PPS = Peripheral Pin Select I = N/A

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-9: SPI1 AND SPI2 PINOUT I/O DESCRIPTIONS

	Pi	in Number <sup>(</sup>	(1)				
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Description		
Serial Peripheral Interface 1							
SCK1	22	25	14	I/O	ST	Synchronous Serial Clock Input/Output for SPI1	
SDI1	PPS	PPS	PPS	I	ST	SPI1 Data In	
SDO1	PPS	PPS	PPS	0	_	SPI1 Data Out	
SS1	PPS	PPS	PPS	I/O	ST	SPI1 Slave Synchronization or Frame Pulse I/O	
			s	erial Pe	ripheral In	iterface 2	
SCK2	23	26	15	I/O	ST	Synchronous Serial Clock Input/Output for SPI2	
SDI2	PPS	PPS	PPS	I	ST	SPI2 Data In	
SDO2	PPS	PPS	PPS	0	_	SPI2 Data Out	
SS2	PPS	PPS	PPS	I/O	ST	ST SPI2 Slave Synchronization or Frame Pulse I/O	

**Legend:** CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input
O = Output

P = Power I = Input

TTL = TTL input buffer

PPS = Peripheral Pin Select

— = N/A

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-10: I2C1 AND I2C2 PINOUT I/O DESCRIPTIONS

	P	in Number	(1)				
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description	
				Inter-In	tegrated C	Fircuit 1	
SCL1	14	17	44	I/O	ST	Synchronous Serial Clock Input/Output for I2C1	
SDA1	15	18	1	I/O	ST	Synchronous Serial Data Input/Output for I2C1	
ASCL1	28	3	20	I/O	ST	Alternative Synchronous Serial Clock Input/Output for I2C1	
ASDA1	27	2	19	I/O	ST	Alternative Synchronous Serial Data Input/Output for I2C1	
				Inter-In	tegrated C	Circuit 2	
SCL2	4	7	24	I/O	ST	Synchronous Serial Clock Input/Output for I2C2	
SDA2	3	6	23	I/O	ST	Synchronous Serial Data Input/Output for I2C2	
ASCL2	12 <sup>(2)</sup>	15 <sup>(2)</sup>	42 <sup>(2)</sup>	I/O	ST	Alternative Synchronous Serial Clock Input/Output for I2C2	
ASDA2	11 <sup>(2)</sup>	14 <sup>(2)</sup>	41 <sup>(2)</sup>	I/O	ST	Alternative Synchronous Serial Data Input/Output for I2C2	

**Legend:** CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

TTL = TTL input buffer

PPS = Peripheral Pin Select

— = N/A

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: This pin is not available for devices with USB.

TABLE 1-11: COMPARATOR 1, COMPARATOR 2, AND COMPARATOR VOLTAGE REFERENCE PINOUT I/O DESCRIPTIONS

	Pi	in Number <sup>(</sup>	(1)					
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description		
			Co	mparate	or Voltage	Reference		
VREF-	VREF- 28 3 20				Analog	Comparator Voltage Reference (Low)		
VREF+	27	2	19	I	Analog	Comparator Voltage Reference (High)		
CVREFOUT	22	25	14	0	Analog	Comparator Voltage Reference Output		
Comparator 1								
C1INA	4	7	24	1	Analog	Comparator 1 Positive Input		
C1INB	3	6	23	I	Analog	Comparator 1 Selectable Negative Input		
C1INC	2	5	22	I	Analog			
C1IND	1	4	21	I	Analog			
C1OUT	PPS	PPS	PPS	0	_	Comparator 1 Output		
				C	omparator	2		
C2INA	2	5	22	I	Analog	Comparator 2 Positive Input		
C2INB	1	4	21	I	Analog	Comparator 2 Selectable Negative Input		
C2INC	4	7	24	I	Analog			
C2IND	3	6	23	I	Analog			
C2OUT	PPS	PPS	PPS	0	_	Comparator 2 Output		
				C	omparator	3		
C3INA	23	26	15	I	Analog	Comparator 3 Positive Input		
C3INB	22	25	14	ı	Analog	Comparator 3 Selectable Negative Input		
C3INC	27	2	19	I	Analog			
C3IND	1	4	21	I	Analog			
C3OUT	PPS	PPS	PPS	0		Comparator 3 Output		

 Legend:
 CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer
 Analog = Analog input O = Power Dutput ST = Input ST = N/A

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-12: PARALLEL MASTER PORT PINOUT I/O DESCRIPTIONS

IABLE 1-1		in Number				DESCRIPTIONS
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description
				Para	llel Master	Port
PMA0	7	10	15	I/O	TTL/ST	Parallel Master Port Address bit 0 Input (Buffered Slave modes) and Output (Master modes)
PMA1	27 <sup>(2)</sup> 22 <sup>(3)</sup>	2 <sup>(2)</sup> 25 <sup>(3)</sup>	2	I/O	TTL/ST	Parallel Master Port Address bit 1 Input (Buffered Slave modes) and Output (Master modes)
PMA2	_	_	24	0	_	Parallel Master Port Address (Demultiplexed Master
PMA3	_	_	41 <sup>(2)</sup> 19 <sup>(3)</sup>	0	_	modes)
PMA4	_	_	44	0	_	
PMA5	_	_	43	0	_	1
PMA6	_	_	42 <sup>(2)</sup> 20 <sup>(3)</sup>	0	_	
PMA7		_	1	0	_	
PMA8	_	_	8 <sup>(2)</sup> 23 <sup>(3)</sup>	0	_	
PMA9	_	_	9 <sup>(2)</sup> 22 <sup>(3)</sup>	0	_	
PMA10	_	_	12 <sup>(2)</sup> 21 <sup>(3)</sup>	0	_	
PMCS1	23	26	3	0	_	Parallel Master Port Chip Select 1 Strobe
PMD0	20 <sup>(2)</sup> 1 <sup>(3)</sup>	23 <sup>(2)</sup> 4 <sup>(3)</sup>	10 <sup>(2)</sup> 12 <sup>(3)</sup>	I/O	TTL/ST	Parallel Master Port Data (Demultiplexed Master mode) or Address/Data (Multiplexed Master modes)
PMD1	19 <sup>(2)</sup> 2 <sup>(3)</sup>	22 <sup>(2)</sup> 5 <sup>(3)</sup>	35	I/O	TTL/ST	
PMD2	18 <sup>(2)</sup> 3 <sup>(3)</sup>	21 <sup>(2)</sup> 6 <sup>(3)</sup>	32	I/O	TTL/ST	
PMD3	15	18	13	I/O	TTL/ST	
PMD4	14	17	37	I/O	TTL/ST	]
PMD5	13	16	4	I/O	TTL/ST	]
PMD6	12 <sup>(2)</sup>	15 <sup>(2)</sup>	5	I/O	TTL/ST	
	28 <sup>(3)</sup>	3(3)	<u> </u>	1/0	111/31	
PMD7	11 <sup>(2)</sup>	14 <sup>(2)</sup>	38	I/O	TTL/ST	
	27 <sup>(3)</sup>	2 <sup>(3)</sup>	- 50	",0	112/01	
PMRD	21 <sup>(2)</sup>	24 <sup>(2)</sup>	_	0		Parallel Master Port Read Strobe
	11 <sup>(3)</sup>	14 <sup>(3)</sup>	36			
PMWR	22 <sup>(2)</sup> 4 <sup>(3)</sup>	25 <sup>(2)</sup> 7 <sup>(3)</sup>	27	0	_	Parallel Master Port Write Strobe

Legend: CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input

P = Power

TTL = TTL input buffer

O = Output

PPS = Peripheral Pin Select

I = Input — = N/A

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

- 2: Pin number for General Purpose devices only.
- 3: Pin number for USB devices only.

TABLE 1-13: USB PINOUT I/O DESCRIPTIONS

	Pi	n Number <sup>(</sup>	1,2)				
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description	
Universal Serial Bus							
VBUS	12	15	42	I	Analog	USB Bus Power Monitor	
VUSB3V3	20	23	10	Р	_	USB Internal Transceiver Supply. This pin must be connected to VDD.	
VBUSON	PPS	PPS	PPS	0	_	USB Host and OTG Bus Power Control Output	
D+	18	21	8	I/O	Analog	USB D+	
D-	19	22	9	I/O	Analog	USB D-	
USBID	11	14	41	I	ST	ST USB OTG ID Detect	
USBON	14	17	44	0	ON Signal for External VBUS Source		

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input
 P = Power

 ST = Schmitt Trigger input with CMOS levels
 O = Output
 I = Input

 TTL = TTL input buffer
 PPS = Peripheral Pin Select
 — = N/A

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: All pins are only available on USB devices.

3: Pin number for devices with USB only.

**4:** Pin number for devices without USB.

TABLE 1-14: CTMU PINOUT I/O DESCRIPTIONS

	Pi	in Number <sup>(</sup>	(1)						
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description			
	Charge Time Measurement Unit								
CTED1	27	2	19	I	ST	CTMU External Edge Input 1-13			
CTED2	28	3	20	I	ST				
CTED3	13	16	43	I	ST				
CTED4	15	18	1	I	ST				
CTED5	22	25	14	I	ST				
CTED6	23	26	15	I	ST				
CTED7		_	5	ı	ST				
CTED8		_	13	I	ST				
CTED9	9	12			ST				
CTED10	14	17	44	I	ST				
CTED11	8 <sup>(2)</sup>	11 <sup>(2)</sup>	33 <sup>(2)</sup>		ST				
	18 <sup>(3)</sup>	21 <sup>(3)</sup>	8(3)	] '	31				
CTED12	2	5	22	I	ST				
CTED13	3	6	23	I	ST				
CTPLS	21	24	11	0	_	CTMU Pulse Output			

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer Analog = Analog input P = Power
O = Output I = Input
PPS = Peripheral Pin Select — = N/A

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for devices with USB only.

3: Pin number for devices without USB.

TABLE 1-15: POWER, GROUND, AND VOLTAGE REFERENCE PINOUT I/O DESCRIPTIONS

	Р	in Number	(1)					
Pin Name	28-pin QFN	28-pin SOIC	44-pin QFN/ TQFP	Pin Type	Buffer Type	Description		
_	Power and Ground							
AVDD	25	28	17	Р	_	Positive supply for analog modules. This pin must be connected at all times.		
AVss	24	27	16	Р	_	Ground reference for analog modules		
VDD	10	13	28, 40	Р	_	Positive supply for peripheral logic and I/O pins		
VCAP	17	20	7	Р	_	CPU logic filter capacitor connection		
Vss	5, 16	8, 19	6, 29, 39	Р	_	Ground reference for logic and I/O pins. This pin must be connected at all times.		
LVDIN	2	5	22			Low-Voltage Detect pin		
		•	•	Volt	age Refere	ence		
VREF+	27	2	19	I	Analog	Analog voltage reference (high) input		
VREF-	28	3	20	I	Analog	Analog voltage reference (low) input		

**Legend:** CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

O = Output

P = Power I = Input

TTL = TTL input buffer

PPS = Peripheral Pin Select

Analog = Analog input

— = N/A

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-16: JTAG, TRACE, AND PROGRAMMING/DEBUGGING PINOUT I/O DESCRIPTIONS

	Pi	in Number	(1)								
Pin Name	lame 28-pin QFN 28-pin QFN/ TQFP Pin Buffer Type Type		Description								
	Power and Ground										
TMC	19 <sup>(2)</sup>	22 <sup>(2)</sup>	9(2)		СТ	ITAC Test made calcut nin					
TMS	11 <sup>(3)</sup>	14 <sup>(3)</sup>	41 <sup>(3)</sup>		ST	JTAG Test mode select pin					
TCK	14	17	13	ı	ST	JTAG test clock input pin					
TDI	13	16	35	0		JTAG test data input pin					
TDO	15	18	32	0		JTAG test data output pin					
				Progran	nming/Deb	ougging					
DOED4	18 <sup>(2)</sup>	21 <sup>(2)</sup>	8(2)	1/0	ОТ	Data I/O pin for Programming/Debugging					
PGED1	3 <sup>(3)</sup>	6 <sup>(3)</sup>	23 <sup>(3)</sup>	I/O	ST	Communication Channel 1					
PGEC1	19 <sup>(2)</sup>	22 <sup>(2)</sup>	g( <b>2</b> )		ST	Clock input pin for Programming/Debugging					
PGECT	4(3)	7 <sup>(3)</sup>	24 <sup>(3)</sup>		51	Communication Channel 1					
PGED2	1	4	21	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 2					
PGEC2	2	5	22	I	ST	Clock input pin for Programming/Debugging Communication Channel 2					
PGED3	11 <sup>(2)</sup>	14 <sup>(2)</sup>	41 <sup>(2)</sup>	I/O	ST	Data I/O pin for Programming/Debugging					
FGED3	27 <sup>(3)</sup>	2 <sup>(3)</sup>	19 <sup>(3)</sup>	1/0	5	Communication Channel 3					
PGEC3	12 <sup>(2)</sup>	15 <sup>(2)</sup>	42 <sup>(2)</sup>		ST	Clock input pin for Programming/					
FGEC3	28 <sup>(3)</sup>	3(3)	20 <sup>(3)</sup>	ı	5	Debugging Communication Channel 3					
PGED4	_	_	12	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 4					
PGEC4	_	_	13	I	ST	Clock input pin for Programming/ Debugging Communication Channel 4					
MCLR	26	1	18	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.					

Legend: CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels
TTL = TTL input buffer

Analog = Analog input O = Output P = Power I = Input — = N/A

TTL = TTL input buffer PPS = Peripheral Pin Select — = N/A **Note 1:** Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

2: Pin number for General Purpose devices only.

3: Pin number for USB devices only.

## 2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MCUs

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the documents listed in the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

### 2.1 Basic Connection Requirements

Getting started with the PIC32MX1XX/2XX 28/44-pin XLP Family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins, even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- VCAP pin (see 2.3 "Capacitor on Internal Voltage Regulator (VCAP)")
- MCLR pin (see 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see 2.5 "ICSP Pins")
- OSC1 and OSC2 pins, when external oscillator source is used (see 2.7 "External Oscillator Pins")

The following pins may be required:

 VREF+/VREF- pins – used when external voltage reference for the ADC module is implemented

Note:

The AVDD and AVss pins must be connected, regardless of ADC use and the ADC voltage reference source.


### 2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of 0.1 µF (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be
- Placement on the printed circuit board: The
  decoupling capacitors should be placed as close
  to the pins as possible. It is recommended that
  the capacitors be placed on the same side of the
  board as the device. If space is constricted, the
  capacitor can be placed on another layer on the
  PCB using a via; however, ensure that the trace
  length from the pin to the capacitor is within onequarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μF to 0.001 μF. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μF in parallel with 0.001 μF.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

## FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



Note 1: If the USB module is not used, this pin must be connected to VDD.

2: As an option, instead of a hard-wired connection, an inductor (L1) can be substituted between VDD and AVDD to improve ADC noise rejection. The inductor impedance should be less than  $3\Omega$  and the inductor capacity greater than 10 mA.

Where:

$$f = \frac{FCNV}{2} \qquad \text{(i.e., ADC conversion rate/2)}$$
 
$$f = \frac{1}{(2\pi\sqrt{LC})}$$
 
$$L = \left(\frac{1}{(2\pi f\sqrt{C})}\right)^2$$

1: Aluminum or electrolytic capacitors should not be used. ESR  $\leq 3\Omega$  from -40°C to 125°C @ SYSCLK frequency (i.e., MIPS).

#### 2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F. This capacitor should be located as close to the device as possible.

## 2.3 Capacitor on Internal Voltage Regulator (VCAP)

#### 2.3.1 INTERNAL REGULATOR MODE

A low-ESR (3 ohm) capacitor is required on the VCAP pin, which is used to stabilize the internal voltage regulator output. The VCAP pin must not be connected to VDD, and must have a CEFC capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to 33.0 "Electrical Characteristics" for additional information on CEFC specifications.

### 2.4 Master Clear (MCLR) Pin

The  $\overline{\text{MCLR}}$  pin provides two specific device functions:


- Device Reset
- · Device programming and debugging

Pulling The MCLR pin low generates a device Reset. Figure 2-2 illustrates a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C, be isolated from the  $\overline{\text{MCLR}}$  pin during programming and debugging operations.

Place the components illustrated in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

## FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



- Note 1:  $470\Omega \le R1 \le 1k\Omega$  will limit any current flowing into  $\overline{MCLR}$  from the external capacitor C, in the event of  $\overline{MCLR}$  pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the  $\overline{MCLR}$  pin VIH and VIL specifications are met without interfering with the Debug/Programmer tools.
  - 2: The capacitor can be sized to prevent unintentional Resets from brief glitches or to extend the device Reset period during POR.
  - No pull-ups or bypass capacitors are allowed on active debug/program PGECx/PGEDx pins.

#### 2.5 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB® ICD 3 or MPLAB REAL ICE $^{\rm TM}$ .

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site:

- "Using MPLAB® ICD 3" (poster) (DS50001765)
- "MPLAB® ICD 3 Design Advisory" (DS50001764)
- "MPLAB<sup>®</sup> REAL ICE™ In-Circuit Debugger User's Guide" (DS50001616)
- "Using MPLAB® REAL ICE™ Emulator" (poster) (DS50001749)

### **2.6** JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.


Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

#### 2.7 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **8.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED OSCILLATOR CIRCUIT PLACEMENT



#### 2.8 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

## 2.8.1 CRYSTAL OSCILLATOR DESIGN CONSIDERATION

The following example assumptions are used to calculate the Primary Oscillator loading capacitor values:

- CIN = PIC32\_OSC2\_Pin Capacitance = ~4-5 pF
- COUT = PIC32 OSC1 Pin Capacitance = ~4-5 pF
- C1 and C2 = XTAL manufacturing recommended loading capacitance
- Estimated PCB stray capacitance, (i.e.,12 mm length) = 2.5 pF

## EXAMPLE 2-1: CRYSTAL LOAD CAPACITOR CALCULATION

```
Crystal manufacturer recommended: CI = C2 = 15 pF
Therefore:
CLOAD = \{([CIN + CI] * [COUT + C2]) / [CIN + CI + C2 + COUT]\} + estimated oscillator PCB stray capacitance
= \{([5 + 15][5 + 15]) / [5 + 15 + 15 + 5]\} + 2.5 pF
= \{([20][20]) / [40]\} + 2.5
= 10 + 2.5 = 12.5 pF
Rounded to the nearest standard value or 13 pF in this example for Primary Oscillator crystals "C1" and "C2".
```

The following tips are used to increase oscillator gain, (i.e., to increase peak-to-peak oscillator signal):


- Select a crystal with a lower "minimum" power drive rating
- Select an crystal oscillator with a lower XTAL manufacturing "ESR" rating.
- Add a parallel resistor across the crystal. The smaller the resistor value the greater the gain. It is recommended to stay in the range of 600k to 1M
- C1 and C2 values also affect the gain of the oscillator. The lower the values, the higher the gain.
- C2/C1 ratio also affects gain. To increase the gain, make C1 slightly smaller than C2, which will also help start-up performance.

Note: Do not add excessive gain such that the oscillator signal is clipped, flat on top of the sine wave. If so, you need to reduce the gain or add a series resistor, RS, as shown in circuit "C" in Figure 2-4. Failure to do so will stress and age the crystal, which can result in an early failure. Adjust the gain to trim the max peak-to-peak to ~VDD-0.6V. When measuring the oscillator signal you must use a FET scope probe or a probe with ≤ 1.5 pF or the scope probe itself will unduly change the gain and peak-to-peak levels.

### 2.8.1.1 Additional Microchip References

- AN588 "PICmicro® Microcontroller Oscillator Design Guide"
- AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro® Devices"
- AN849 "Basic PICmicro® Oscillator Design"

# FIGURE 2-4: PRIMARY CRYSTAL OSCILLATOR CIRCUIT RECOMMENDATIONS



## 2.9 Typical Application Connection Examples

Examples of typical application connections are shown in Figure 2-5 and Figure 2-6.

FIGURE 2-5: REMOTE SENSING APPLICATION





FIGURE 2-6: CAPACITIVE TOUCH SENSING WITH GRAPHICS APPLICATION



## 2.10 Considerations when Interfacing to Remotely Powered Circuits


#### 2.10.1 NON-5V TOLERANT INPUT PINS

A quick review of the section "Absolute Maximum Rating" in Electrical Characteristics chapter indicates that the voltage on any non-5V tolerant pin may not exceed  $V_{DD}$  + 0.3V. The exception is, if the input current

is limited to meet the respective injection current specifications defined by the parameters, such as DI60a, DI60b, and DI60c as shown in Table 37-10.

Figure 2-5 shows an example of a remote circuit using an independent power source which is powered while connected to a PIC32 non-5V tolerant circuit that is not powered.

FIGURE 2-7: PIC32 NON-5V TOLERANT CIRCUIT EXAMPLE



Without proper signal isolation, on non-5V tolerant pins, the remote signal can power the PIC32 device through the high side ESD protection diodes. Besides violating the absolute maximum rating specification, when VDD of the PIC32 device is restored and ramping up or ramping down, it can also negatively affect the internal Power-on Reset (POR) and Brown-out Reset (BOR) circuits, which can lead to improper initialization of internal PIC32 logic circuits. In these cases, it is recommended to implement digital or analog signal isolation as shown in Figure 2-8. This is indicative of all industry microcontrollers and not only Microchip products.

FIGURE 2-8: EXAMPLE DIGITAL/ANALOG SIGNAL ISOLATION CIRCUITS




TABLE 2-1: EXAMPLES OF DIGITAL ISOLATORS WITH OPTIONAL LEVEL TRANSLATION

Example Digital/Analog Signal Isolation Circuits	Inductive Coupling	Capacitive Coupling	Opto Coupling	Analog/Digital Coupling
ADuM7241/40 ARZ (1Mbps)	Х	_	_	_
ADuM7241/40 ARZ (25 Mbps)	Х	_	_	_
ISO721	_	X	_	_
LTV-829S (2 Chan)	_	_	Х	_
LTV-849S (4 Chan)	_	_	1	_
FSA266/NC7WB66	_	_	_	Х


### 2.10.2 5V TOLERANT INPUT PINS

The internal high-side diode on 5v tolerant pins are bussed to an internal floating node, rather than being connected to VDD, as shown in Figure 2-9. Voltages on these pins, if VDD < 2.3V, should not exceed roughly 3.2V relative to VSS of the PIC32 device.

Voltage of 3.6V or higher will violate the absolute maximum specification, and will stress the oxide layer separating the high side floating node, which impacts device reliability.

If a remotely powered "digital-only" signal can be guaranteed to always be  $\leq 3.2V$  relative to Vss on the PIC32 device side, a 5V tolerant pin could be used without the need for a digital isolator. This is assuming there is not a ground loop issue, logic ground of the two circuits not at the same absolute level, and a remote logic low input is not less than VSS - 0.3V.

FIGURE 2-9: PIC32 5V TOLERANT PIN ARCHITECTURE EXAMPLE



#### 3.0 CPU

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2.** "CPU" (DS60001113), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32). Resources for the MIPS32® M4K® Processor Core are available at: www.imgtec.com.


The MIPS32<sup>®</sup> M4K<sup>®</sup> Processor Core is the heart of the PIC32MX1XX/2XX family processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the destinations.

#### 3.1 Features

- · 5-stage pipeline
- · 32-bit address and data paths
- MIPS32 Enhanced Architecture (Release 2)
  - Multiply-accumulate and multiply-subtract instructions
  - Targeted multiply instruction
  - Zero/One detect instructions
  - WAIT instruction
  - Conditional move instructions (MOVN, MOVZ)
  - Vectored interrupts
  - Programmable exception vector base
  - Atomic interrupt enable/disable
  - Bit field manipulation instructions

- MIPS16e<sup>®</sup> code compression
  - 16-bit encoding of 32-bit instructions to improve code density
  - Special PC-relative instructions for efficient loading of addresses and constants
  - SAVE and RESTORE macro instructions for setting up and tearing down stack frames within subroutines
  - Improved support for handling 8-bit and 16-bit data types
- Simple Fixed Mapping Translation (FMT) mechanism
- · Simple dual bus interface
  - Independent 32-bit address and data buses
  - Transactions can be aborted to improve interrupt latency
- · Autonomous multiply/divide unit
  - Maximum issue rate of one 32x16 multiply per clock
  - Maximum issue rate of one 32x32 multiply every other clock
  - Early-in iterative divide. Minimum 11 and maximum 33 clock latency (dividend (rs) sign extension-dependent)
- · Power control
  - Minimum frequency: 0 MHz
  - Low-Power mode (triggered by WAIT instruction)
  - Extensive use of local gated clocks
- · EJTAG debug and instruction trace
  - Support for single stepping
  - Virtual instruction and data address/value
  - Breakpoints

### FIGURE 3-1: MIPS32® M4K® PROCESSOR CORE BLOCK DIAGRAM



#### 3.2 Architecture Overview

The MIPS32 M4K processor core contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- · Dual Internal Bus interfaces
- · Power Management
- MIPS16e<sup>®</sup> Support
- · Enhanced JTAG (EJTAG) Controller

#### 3.2.1 EXECUTION UNIT

The MIPS32 M4K processor core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- · 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- · Load aligner
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- Shifter and store aligner

### 3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The MIPS32 M4K processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32 core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (rs) operand. If rs is 8 bits wide, 23 iterations are skipped. For a 16-bit wide rs, 15 iterations are skipped and for a 24-bit wide rs, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32 core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

TABLE 3-1: MIPS32® M4K® PROCESSOR CORE HIGH-PERFORMANCE INTEGER MULTIPLY/DIVIDE UNIT LATENCIES AND REPEAT RATES

Opcode	Operand Size (mul rt) (div rs)	Latency	Repeat Rate
MULT/MULTU, MADD/MADDU,	16 bits	1	1
MSUB/MSUBU	32 bits	2	2
MUL	16 bits	2	1
	32 bits	3	2
DIV/DIVU	8 bits	12	11
	16 bits	19	18
	24 bits	26	25
	32 bits	33	32

The MIPS architecture defines that the result of a multiply or divide operation be placed in the HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the General Purpose Register file.

In addition to the HI/LO targeted operations, the MIPS32 $^{\circledR}$  architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, Multiply-Add (MADD) and Multiply-Subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then

adds the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

## 3.2.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (Kernel, User and Debug) and whether interrupts are enabled or disabled. Configuration information, such as presence of options like MIPS16e, is also available by accessing the CP0 registers, listed in Table 3-2.

TABLE 3-2: COPROCESSOR 0 REGISTERS

Register Number	Register Name	Function
0-6	Reserved	Reserved in the PIC32MX1XX/2XX XLP Family core.
7	HWREna	Enables access via the RDHWR instruction to selected hardware registers.
8	BadVAddr <sup>(1)</sup>	Reports the address for the most recent address-related exception.
9	Count <sup>(1)</sup>	Processor cycle count.
10	Reserved	Reserved in the PIC32MX1XX/2XX XLP Family core.
11	Compare <sup>(1)</sup>	Timer interrupt control.
12	Status <sup>(1)</sup>	Processor status and control.
12	IntCtl <sup>(1)</sup>	Interrupt system status and control.
12	SRSCtl <sup>(1)</sup>	Shadow register set status and control.
12	SRSMap <sup>(1)</sup>	Provides mapping from vectored interrupt to a shadow set.
13	Cause <sup>(1)</sup>	Cause of last general exception.
14	EPC <sup>(1)</sup>	Program counter at last exception.
15	PRId	Processor identification and revision.
15	EBASE	Exception vector base register.
16	Config	Configuration register.
16	Config1	Configuration Register 1.
16	Config2	Configuration Register 2.
16	Config3	Configuration Register 3.
17-22	Reserved	Reserved in the PIC32MX1XX/2XX XLP Family core.
23	Debug <sup>(2)</sup>	Debug control and exception status.
24	DEPC <sup>(2)</sup>	Program counter at last debug exception.
25-29	Reserved	Reserved in the PIC32MX1XX/2XX XLP Family core.
30	ErrorEPC <sup>(1)</sup>	Program counter at last error.
31	DESAVE <sup>(2)</sup>	Debug handler scratchpad register.

Note 1: Registers used in exception processing.

2: Registers used during debug.

Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including alignment errors in data, external events or program errors. Table 3-3 lists the exception types in order of priority.

TABLE 3-3: MIPS32® M4K® PROCESSOR CORE EXCEPTION TYPES

Exception	Description
Reset	Assertion MCLR or a Power-on Reset (POR).
DSS	EJTAG debug single step.
DINT	EJTAG debug interrupt. Caused by the assertion of the external EJ_DINT input or by setting the EjtagBrk bit in the ECR register.
NMI	Assertion of NMI signal.
Interrupt	Assertion of unmasked hardware or software interrupt signal.
DIB	EJTAG debug hardware instruction break matched.
AdEL	Fetch address alignment error. Fetch reference to protected address.
IBE	Instruction fetch bus error.
DBp	EJTAG breakpoint (execution of SDBBP instruction).
Sys	Execution of SYSCALL instruction.
Вр	Execution of BREAK instruction.
RI	Execution of a reserved instruction.
CpU	Execution of a coprocessor instruction for a coprocessor that is not enabled.
CEU	Execution of a CorExtend instruction when CorExtend is not enabled.
Ov	Execution of an arithmetic instruction that overflowed.
Tr	Execution of a trap (when trap condition is true).
DDBL/DDBS	EJTAG Data Address Break (address only) or EJTAG data value break on store (address + value).
AdEL	Load address alignment error. Load reference to protected address.
AdES	Store address alignment error. Store to protected address.
DBE	Load or store bus error.
DDBL	EJTAG data hardware breakpoint matched in load data compare.

### 3.3 Power Management

The MIPS M4K processor core offers many power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or Halting the clocks, which reduces system power consumption during Idle periods.

## 3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see 29.0 "Power-Saving Features".

### 3.4 EJTAG Debug Support

The MIPS M4K processor core provides an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the M4K core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification define which registers are selected and how they are used.

#### 4.0 MEMORY ORGANIZATION

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. For detailed information, refer to **Section 3.** "Memory Organization" (DS60001115), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MX1XX/2XX 28/44-pin XLP Family microcontrollers provide 4 GB unified virtual memory address space. All memory regions, including program, data memory, Special Function Registers (SFRs), and Configuration registers, reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX1XX/2XX 28/44-pin XLP Family devices to execute from data memory.

Key features include:


- · 32-bit native data width
- Separate User (KUSEG) and Kernel (KSEG0/KSEG1) mode address space
- · Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- · Separate Boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable (KSEG0) and non-cacheable (KSEG1) address regions

# 4.1 PIC32MX1XX/2XX 28/44-pin XLP Family Memory Layout

PIC32MX1XX/2XX 28/44-pin XLP Family microcontrollers implement two address schemes: virtual and physical. All hardware resources, such as program memory, data memory and peripherals, are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by bus master peripherals, such as DMA and the Flash controller, that access memory independently of the CPU.

The memory maps for the PIC32MX1XX/2XX 28/44-pin XLP Family devices are illustrated in Figure 4-1 and Figure 4-2.

Table 4-1 provides SFR memory map details.



DS60001404D-page 40




FIGURE 4-2: MEMORY MAP ON RESET FOR PIC32MX17X/27X DEVICES (64 KB RAM, 256 KB FLASH)

TABLE 4-1: SFR MEMORY MAP

	Virtual A	Address
Peripheral	Base	Offset Start
Deep Sleep Controller		0x0000
RTCC		0x0200
Timer1-Timer5		0x0600
Input Capture 1-5		0x2000
Output Compare 1-5		0x3000
I2C1 and I2C2		0x5000
SPI1 and SPI2		0x5800
UART1 and UART2		0x6000
PMP		0x7000
ADC	0xBF80	0x9000
CVREF	UXDFOU	0x9800
Comparator		0xA000
СТМИ		0xA200
Oscillator, Reset		0xF000
Device and Revision ID		0xF220
Peripheral Module Disable		0xF240
Flash Controller		0xF400
Watchdog Timer		0xF600
PPS		0xFA00
HLVD		0xFC00
Interrupts		0x1000
Bus Matrix		0x2000
DMA		0x3000
Prefetch	0xBF88	0x4000
USB		0x5000
PORTA-PORTC		0x6000
Configuration	0xBFC0	0x2FF0

**Bus Matrix Control Registers** 

**BUS MATRIX REGISTER MAP** 

**TABLE 4-2:** 

		9								Bits	ţs								
	Pegister emsM	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	IIA steseЯ
>	(1)(1)	31:16	1	Ι	Ι	I	1	BMX CHEDMA	1	I	1	ı	1	BMX ERRIXI	BMX ERRICD	BMX ERRDMA	BMX ERRDS	BMX ERRIS	001F
<b>≥</b>	ACOINC	15:0	_	_	I		_	-	_	_	_	BMX WSDRM		-	_	BN	BMXARB<2:0>	٨	0041
_	31:16 (1) ABRYPAN (1)	31:16	_	1	1	_	1	_	-	_	1	-	_	_	1	1	1	-	0000
	AURFBA''	15:0								BMXDKPBA<15:0>	3A<15:0>								0000
_	(1) A DELIVER 1950	31:16	-	Ι	1	_	I	1	Ι	_	I	1	Ι	1	1	I	I	Ι	0000
_	KDUDBA'''	15:0								BMXDUDBA<15:0>	3A<15:0>								0000
_	31:16	31:16	Ι	I	I	_	I	Ι	I	_	I	I	I	I	I	I	I	I	0000
_	LOUP BAN	15:0								BMXDUPBA<15:0>	3A<15:0>								0000
>	BMXDRMSZ	31:16								BMXDRMSZ<31:0>	SZ<31:0>								XXXXX XXXX
_	31:16	31:16	_	1	1	_	I	-	I	_	I	I	I	-		BMXPUPBA<19:16>	A<19:16>		0000
	APUPBA"	15:0								BMXPUPBA<15:0>	3A<15:0>								0000
>	BMXPFMSZ	31:16 15:0								BMXPFMSZ<31:0>	SZ<31:0>								XXXX
	BMXBOOTSZ	31:16								BMXBOOTSZ<31:0>	.SZ<31:0>								0000

 $\mathbf{x}$  = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

#### REGISTER 4-1: BMXCON: BUS MATRIX CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	U-0	U-0	U-0	U-0	U-0	R/W-1	U-0	U-0
31:24	-	_	_	_	_	BMX CHEDMA	_	_
	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
23:16	-	_	_	BMX ERRIXI	BMX ERRICD	BMX ERRDMA	BMX ERRDS	BMX ERRIS
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	-	_	_	_	_	_	_	_
	U-0	R/W-1	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1
7:0	-	BMX WSDRM	_	_	_	E	BMXARB<2:0	>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-27 Unimplemented: Read as '0'

bit 26 BMXCHEDMA: BMX PFM Cacheability for DMA Access bit

- 1 = Enable Program Flash memory (data) cacheability for DMA accesses (requires cache to have data caching enabled)
- 0 = Disable program Flash memory (data) cacheability for DMA accesses (hits are still read from the cache, but misses do not update the cache)
- bit 25-21 Unimplemented: Read as '0'
- bit 20 BMXERRIXI: Enable Bus Error from IXI bit
  - 1 = Enable bus error exceptions for unmapped address accesses initiated from IXI shared bus
  - 0 = Disable bus error exceptions for unmapped address accesses initiated from IXI shared bus
- bit 19 BMXERRICD: Enable Bus Error from ICD Debug Unit bit
  - 1 = Enable bus error exceptions for unmapped address accesses initiated from ICD
  - 0 = Disable bus error exceptions for unmapped address accesses initiated from ICD
- bit 18 BMXERRDMA: Bus Error from DMA bit
  - 1 = Enable bus error exceptions for unmapped address accesses initiated from DMA
  - 0 = Disable bus error exceptions for unmapped address accesses initiated from DMA
- bit 17 BMXERRDS: Bus Error from CPU Data Access bit (disabled in Debug mode)
  - 1 = Enable bus error exceptions for unmapped address accesses initiated from CPU data access
  - 0 = Disable bus error exceptions for unmapped address accesses initiated from CPU data access
- bit 16 **BMXERRIS:** Bus Error from CPU Instruction Access bit (disabled in Debug mode)
  - 1 = Enable bus error exceptions for unmapped address accesses initiated from CPU instruction access
  - 0 = Disable bus error exceptions for unmapped address accesses initiated from CPU instruction access
- bit 15-7 **Unimplemented:** Read as '0'
- bit 6 BMXWSDRM: CPU Instruction or Data Access from Data RAM Wait State bit
  - 1 = Data RAM accesses from CPU have one wait state for address setup
  - 0 = Data RAM accesses from CPU have zero wait states for address setup
- bit 5-3 Unimplemented: Read as '0'
- bit 2-0 BMXARB<2:0>: Bus Matrix Arbitration Mode bits
  - 111 = Reserved (using these Configuration modes will produce undefined behavior)

:

- 011 = Reserved (using these Configuration modes will produce undefined behavior)
- 010 = Arbitration Mode 2
- 001 = Arbitration Mode 1 (default)
- 000 = Arbitration Mode 0

### REGISTER 4-2: BMXDKPBA: DATA RAM KERNEL PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	-	_			_	_
00.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		_	-	_	-		_	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
15:8				BMXDKF	PBA<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				BMXDK	PBA<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDKPBA<15:10>: DRM Kernel Program Base Address bits

When non-zero, this value selects the relative base address for kernel program space in RAM

bit 9-0 BMXDKPBA<9:0>: Read-Only bits

This value is always '0', which forces 1 KB increments

**Note 1:** At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

### REGISTER 4-3: BMXDUDBA: DATA RAM USER DATA BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_			-	1	-		_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	-	-	1	-		_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
15:8				BMXDU	DBA<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				BMXDU	DBA<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDUDBA<15:10>: DRM User Data Base Address bits

When non-zero, the value selects the relative base address for User mode data space in RAM, the value must be greater than BMXDKPBA.

bit 9-0 **BMXDUDBA<9:0>:** Read-Only bits

This value is always '0', which forces 1 KB increments

**Note 1:** At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

### REGISTER 4-4: BMXDUPBA: DATA RAM USER PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
15:8				BMXDUI	PBA<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				BMXDU	PBA<7:0>	_		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDUPBA<15:10>: DRM User Program Base Address bits

When non-zero, the value selects the relative base address for User mode program space in RAM, BMXDUPBA must be greater than BMXDUDBA.

bit 9-0 BMXDUPBA<9:0>: Read-Only bits

This value is always '0', which forces 1 KB increments

**Note 1:** At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

#### REGISTER 4-5: BMXDRMSZ: DATA RAM SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R	R	R	R	R	R	R	R
31:24				BMXDRN	1SZ<31:24>			
00.40	R	R	R	R	R	R	R	R
23:16				BMXDRN	1SZ<23:16>			
45.0	R	R	R	R	R	R	R	R
15:8				BMXDRI	MSZ<15:8>			
7.0	R	R	R	R	R	R	R	R
7:0				BMXDR	MSZ<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 BMXDRMSZ<31:0>: Data RAM Memory (DRM) Size bits

Static value that indicates the size of the Data RAM in bytes:

0x00008000 = Device has 32 KB RAM 0x00010000 = Device has 64 KB RAM

## REGISTER 4-6: BMXPUPBA: PROGRAM FLASH (PFM) USER PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	-	_	_	-	_	_
00:40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	_	_	-	_		BMXPUPE	3A<19:16>	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
15:8				BMXPU	PBA<15:8>			
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				BMXPU	PBA<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-20 Unimplemented: Read as '0'

bit 19-11 BMXPUPBA<19:11>: Program Flash (PFM) User Program Base Address bits

bit 10-0 BMXPUPBA<10:0>: Read-Only bits

This value is always '0', which forces 2 KB increments

**Note 1:** At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXPFMSZ.

### REGISTER 4-7: BMXPFMSZ: PROGRAM FLASH (PFM) SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R	R	R	R	R	R	R	R
31.24				BMXPFM	1SZ<31:24>			
22.46	R	R	R	R	R	R	R	R
23:16				BMXPFM	1SZ<23:16>			
45.0	R	R	R	R	R	R	R	R
15:8				BMXPFN	/ISZ<15:8>			
7.0	R	R	R	R	R	R	R	R
7:0				BMXPF	MSZ<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-0 BMXPFMSZ<31:0>: Program Flash Memory (PFM) Size bits

Static value that indicates the size of the PFM in bytes:

0x00020000 = Device has 128 KB Flash 0x00040000 = Device has 256 KB Flash

### REGISTER 4-8: BMXBOOTSZ: BOOT FLASH (IFM) SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R	R	R	R	R	R	R	R
31:24				BMXBOO	TSZ<31:24>			
22.46	R	R	R	R	R	R	R	R
23:16				BMXBOO	TSZ<23:16>			
45.0	R	R	R	R	R	R	R	R
15:8				BMXBOC	TSZ<15:8>			
7.0	R	R	R	R	R	R	R	R
7:0				BMXBO	OTSZ<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-0 BMXBOOTSZ<31:0>: Boot Flash Memory (BFM) Size bits

Static value that indicates the size of the Boot PFM in bytes:

0x00003000 = Device has 12 KB Boot Flash

NOTES:			

### 5.0 RESETS

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 7.** "**Resets**" (DS60001118), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).


The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The device Reset sources are as follows:

- · Power-on Reset (POR)
- Brown-out Reset (BOR)
- Master Clear Reset pin (MCLR)
- · Software Reset (SWR)
- · Watchdog Timer Reset (WDTR)
- · Configuration Mismatch Reset (CMR)

All device Reset will set a corresponding Status bit in the RCON register (see Register 5-1) to indicate the type of reset.

A simplified block diagram of the Reset module is illustrated in Figure 5-1.

FIGURE 5-1: SYSTEM RESET BLOCK DIAGRAM



5.1 Reset Control Registers

RESET CONTROL REGISTER MAP

5-1:

TABLE

s	Fleset:	C800	0003	0000	0000	0000	0000	
	16/0	1	POR	WDTS		I	VREGS	
	1/11	1	BOR	CF		-	_	
	18/2	1	IDLE	HLVD		I	1	
	19/3	1	SLEEP	GNMI		I	I	
	20/4	I	WDTO	Ι		Ι	I	
	21/5	I	Ι	Ι		Ι	I	
	Bits 23/7 22/6		SWR	I		I	I	
Bits			EXTR	SWNMI	NMICNT<15:0>	-	-	
	24/8	I	Ι	WDTO	IWN	Ι	Ι	
	25/9	1	CMR	_		_	—	
	26/10	1	<b>JUSTD</b>	-		-	-	(0)
	27/11	1	_	_		_	_	
	28/12	1	Ι	Ι		Ι	I	
	29/13	1	Ι	Ι		Ι	1	
	30/14	I	_	_		_	_	
	31/15	1	Ι	Ι		Ι	I	
€	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	
	Register Name <sup>(1)</sup>	14000		INC CIPALNO		ואטטטואים		-
	Virtual Addr (#_0878)	0.00	040T	0001	0001	0201	0 / 0 L	

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information. x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend: Note 1:

Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

#### REGISTER 5-1: RCON: RESET CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	-	_	_	1		_	-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	-	_	_	1		-	-
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0
15:8	_	_	_	_	_	DPSLP <sup>(1)</sup>	CMR	_
7.0	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS
7:0	EXTR	SWR	_	WDTO	SLEEP	IDLE	BOR <sup>(1)</sup>	POR <sup>(1)</sup>

Legend:	HS = Hardware Set	HC = Hardware Cleared	
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0' bit 15-11 **Unimplemented:** Read as '0'

bit 10 **DPSLP:** Deep Sleep Mode Flag bit<sup>(1)</sup>

1 = Deep Sleep mode has occurred

0 = Deep Sleep mode has not occurred

bit 9 CMR: Configuration Mismatch Reset Flag bit

1 = A Configuration Mismatch Reset has occurred

0 = A Configuration Mismatch Reset has not occurred

bit 8 Unimplemented: Read as '0'

bit 7 **EXTR:** External Reset (MCLR) Pin Flag bit

1 = Master Clear (pin) Reset has occurred

0 = Master Clear (pin) Reset has not occurred

bit 6 **SWR:** Software Reset Flag bit

1 = Software Reset was executed

0 = Software Reset was not executed

bit 5 Unimplemented: Read as '0'

bit 4 WDTO: Watchdog Timer Time-out Flag bit

1 = WDT Time-out has occurred

0 = WDT Time-out has not occurred

bit 3 SLEEP: Wake From Sleep Flag bit

1 = Device was in Sleep mode

0 = Device was not in Sleep mode

bit 2 **IDLE:** Wake From Idle Flag bit

1 = Device was in Idle mode

0 = Device was not in Idle mode

bit 1 **BOR:** Brown-out Reset Flag bit<sup>(1)</sup>

1 = Brown-out Reset has occurred

0 = Brown-out Reset has not occurred

bit 0 **POR:** Power-on Reset Flag bit<sup>(1)</sup>

1 = Power-on Reset has occurred

0 = Power-on Reset has not occurred

Note 1: User software must clear this bit to view the next detection.

#### RNMICON: NON-MASKABLE INTERRUPT (NMI) CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
31.24	WDTO											
23:16	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
23.10	SWNMI	_	_	_	GNMI	HLVD	CF	WDTS				
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15.6				NMICNT<15:8>								
7:0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0											
7.0				NMICI	NT<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-25 Unimplemented: Read as '0'

bit 24 WDTO: Watchdog Timer Time-Out Flag bit

1 = WDT time-out has occurred and caused a NMI

0 = WDT time-out has not occurred

Setting this bit will cause a WDT NMI event, and MNICNT will begin counting.

bit 23 **SWNMI:** Software NMI Trigger.

1 = An NMI will be generated

0 = An NMI will not be generated

bit 22-20 Unimplemented: Read as '0'

bit 19 GNMI: General NMI bit

1 = A general NMI event has been detected or a user-initiated NMI event has occurred

0 = A general NMI event has not been detected

Setting GNMI to a '1' causes a user-initiated NMI event. This bit is also set by writing 0x4E to the NMIKEY<7:0> (INTCON<31:24>) bits.

bit 18 HLVD: High/Low-Voltage Detect bit

1 = HLVD has detected a low-voltage condition and caused an NMI

0 = HLVD has not detected a low-voltage condition

1 = FSCM has detected clock failure and caused an NMI

0 = FSCM has not detected clock failure

Setting this bit will cause a a CF NMI event.

bit 16 WDTS: Watchdog Timer Time-out in Sleep Mode Flag bit

1 = WDT time-out has occurred during Sleep mode and caused a wake-up from sleep

0 = WDT time-out has not occurred during Sleep mode

Setting this bit will cause a WDT NMI.

bit 15-0 NMICNT<15:0>: NMI Reset Counter Value bits

These bits specify the reload value used by the NMI reset counter.

1111111111111111-00000000000000000 = Number of SYSCLK cycles before a device Reset occurs<sup>(1)</sup> 0000000000000 = No delay between NMI assertion and device Reset event

**Note 1:** If a Watchdog Timer NMI event (when not in Sleep mode) is cleared before this counter reaches '0', no device Reset is asserted. This NMI reset counter is only applicable to these two specific NMI events.

Note: The system unlock sequence must be performed before the SWRST bit can be written. Refer to **Section 42. "Oscillators with Enhanced PLL"** (DS60001250) in the "PIC32 Family Reference Manual" for details.

### **PWRCON: POWER CONTROL REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	-	_	-	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	-	_	-	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	-	_	-	_	_	_
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
7.0	_	_	_	_	_	_	_	VREGS

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-1 Unimplemented: Read as '0'

bit 0 VREGS: Voltage Regulator Stand-by Enable bit

1 = Voltage regulator will remain active during Sleep

0 = Voltage regulator will go to Stand-by mode during Sleep



### 6.0 INTERRUPT CONTROLLER

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 8. "Interrupt Controller"** (DS60001108), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MX1XX/2XX 28/44-pin XLP Family devices generate interrupt requests in response to interrupt events from peripheral modules. The interrupt control module exists externally to the CPU logic and prioritizes the interrupt events before presenting them to the CPU.

The PIC32MX1XX/2XX 28/44-pin XLP Family interrupt module includes the following features:

- · Up to 64 interrupt sources
- · Up to 44 interrupt vectors
- · Single and multi-vector mode operations
- · Five external interrupts with edge polarity control
- · Interrupt proximity timer
- Seven user-selectable priority levels for each vector
- Four user-selectable subpriority levels within each priority
- Software can generate any interrupt
- User-configurable Interrupt Vector Table (IVT) location
- · User-configurable interrupt vector spacing

Note: The dedicated shadow register set is not present on the PIC32MX1XX/2XX 28/44-pin XLP Family devices.

A simplified block diagram of the Interrupt Controller module is illustrated in Figure 6-1.

FIGURE 6-1: INTERRUPT CONTROLLER MODULE BLOCK DIAGRAM




TABLE 6-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION

l(1)	IRQ	Vector		Interru	pt Bit Location		Persistent
Interrupt Source <sup>(1)</sup>	#	#	Flag	Enable	Priority	Sub-priority	Interrupt
		Highes	st Natural O	rder Priority	,	<u> </u>	•
CT – Core Timer Interrupt	0	0	IFS0<0>	IEC0<0>	IPC0<4:2>	IPC0<1:0>	No
CS0 – Core Software Interrupt 0	1	1	IFS0<1>	IEC0<1>	IPC0<12:10>	IPC0<9:8>	No
CS1 – Core Software Interrupt 1	2	2	IFS0<2>	IEC0<2>	IPC0<20:18>	IPC0<17:16>	No
INT0 – External Interrupt	3	3	IFS0<3>	IEC0<3>	IPC0<28:26>	IPC0<25:24>	No
T1 – Timer1	4	4	IFS0<4>	IEC0<4>	IPC1<4:2>	IPC1<1:0>	No
IC1E – Input Capture 1 Error	5	5	IFS0<5>	IEC0<5>	IPC1<12:10>	IPC1<9:8>	Yes
IC1 – Input Capture 1	6	5	IFS0<6>	IEC0<6>	IPC1<12:10>	IPC1<9:8>	Yes
OC1 – Output Compare 1	7	6	IFS0<7>	IEC0<7>	IPC1<20:18>	IPC1<17:16>	No
INT1 – External Interrupt 1	8	7	IFS0<8>	IEC0<8>	IPC1<28:26>	IPC1<25:24>	No
T2 – Timer2	9	8	IFS0<9>	IEC0<9>	IPC2<4:2>	IPC2<1:0>	No
IC2E – Input Capture 2	10	9	IFS0<10>	IEC0<10>	IPC2<12:10>	IPC2<9:8>	Yes
IC2 – Input Capture 2	11	9	IFS0<11>	IEC0<11>	IPC2<12:10>	IPC2<9:8>	Yes
OC2 – Output Compare 2	12	10	IFS0<12>	IEC0<12>	IPC2<20:18>	IPC2<17:16>	No
INT2 – External Interrupt 2	13	11	IFS0<13>	IEC0<13>	IPC2<28:26>	IPC2<25:24>	No
T3 – Timer3	14	12	IFS0<14>	IEC0<14>	IPC3<4:2>	IPC3<1:0>	No
IC3E – Input Capture 3	15	13	IFS0<15>	IEC0<15>	IPC3<12:10>	IPC3<9:8>	Yes
IC3 – Input Capture 3	16	13	IFS0<16>	IEC0<16>	IPC3<12:10>	IPC3<9:8>	Yes
OC3 – Output Compare 3	17	14	IFS0<17>	IEC0<17>	IPC3<20:18>	IPC3<17:16>	No
INT3 – External Interrupt 3	18	15	IFS0<18>	IEC0<18>	IPC3<28:26>	IPC3<25:24>	No
T4 – Timer4	19	16	IFS0<19>	IEC0<19>	IPC4<4:2>	IPC4<1:0>	No
IC4E – Input Capture 4 Error	20	17	IFS0<20>	IEC0<20>	IPC4<12:10>	IPC4<9:8>	Yes
IC4 – Input Capture 4	21	17	IFS0<21>	IEC0<21>	IPC4<12:10>	IPC4<9:8>	Yes
OC4 – Output Compare 4	22	18	IFS0<22>	IEC0<22>	IPC4<20:18>	IPC4<17:16>	No
INT4 – External Interrupt 4	23	19	IFS0<23>	IEC0<23>	IPC4<28:26>	IPC4<25:24>	No
T5 – Timer5	24	20	IFS0<24>	IEC0<24>	IPC5<4:2>	IPC5<1:0>	No
IC5E – Input Capture 5 Error	25	21	IFS0<25>	IEC0<25>	IPC5<12:10>	IPC5<9:8>	Yes
IC5 – Input Capture 5	26	21	IFS0<26>	IEC0<26>	IPC5<12:10>	IPC5<9:8>	Yes
OC5 – Output Compare 5	27	22	IFS0<27>	IEC0<27>	IPC5<20:18>	IPC5<17:16>	No
AD1 – ADC1 Convert Done	28	23	IFS0<28>	IEC0<28>	IPC5<28:26>	IPC5<25:24>	Yes
HLVD – High/Low-Voltage Detect	29	24	IFS0<29>	IEC0<29>	IPC6<4:2>	IPC6<1:0>	No
RTCC – Real-Time Clock and	30	25	IFS0<30>	IEC0<30>	IPC6<12:10>	IPC6<9:8>	No
Calendar							
FCE – Flash Control Event	31	26	IFS0<31>	IEC0<31>	IPC6<20:18>	IPC6<17:16>	No
CMP1 – Comparator Interrupt	32	27	IFS1<0>	IEC1<0>	IPC6<28:26>	IPC6<25:24>	No
CMP2 – Comparator Interrupt	33	28	IFS1<1>	IEC1<1>	IPC7<4:2>	IPC7<1:0>	No
CMP3 – Comparator Interrupt	34	29	IFS1<2>	IEC1<2>	IPC7<12:10>	IPC7<9:8>	No
USB – USB Interrupts	35	30	IFS1<3>	IEC1<3>	IPC7<20:18>	IPC7<17:16>	Yes
SPI1E – SPI1 Fault	36	31	IFS1<4>	IEC1<4>	IPC7<28:26>	IPC7<25:24>	Yes
SPI1RX – SPI1 Receive Done	37	31	IFS1<5>	IEC1<5>	IPC7<28:26>	IPC7<25:24>	Yes
SPI1TX – SPI1 Transfer Done	38	31	IFS1<6>	IEC1<6>	IPC7<28:26>	IPC7<25:24>	Yes

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX1XX 28/44-Pin XLP (General Purpose) Family Features" and TABLE 2: "PIC32MX2XX 28/44-Pin XLP (USB) Family Features" for the lists of available peripherals.

TABLE 6-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)

Interrupt Source <sup>(1)</sup>	IRQ	Vector		Interru	pt Bit Location		Persistent
Interrupt Source(*)	#	#	Flag	Enable	Priority	Sub-priority	Interrupt
U1E – UART1 Fault	39	32	IFS1<7>	IEC1<7>	IPC8<4:2>	IPC8<1:0>	Yes
U1RX – UART1 Receive Done	40	32	IFS1<8>	IEC1<8>	IPC8<4:2>	IPC8<1:0>	Yes
U1TX – UART1 Transfer Done	41	32	IFS1<9>	IEC1<9>	IPC8<4:2>	IPC8<1:0>	Yes
I2C1B – I2C1 Bus Collision Event	42	33	IFS1<10>	IEC1<10>	IPC8<12:10>	IPC8<9:8>	Yes
I2C1S – I2C1 Slave Event	43	33	IFS1<11>	IEC1<11>	IPC8<12:10>	IPC8<9:8>	Yes
I2C1M – I2C1 Master Event	44	33	IFS1<12>	IEC1<12>	IPC8<12:10>	IPC8<9:8>	Yes
CNA – PORTA Input Change Interrupt	45	34	IFS1<13>	IEC1<13>	IPC8<20:18>	IPC8<17:16>	Yes
CNB – PORTB Input Change Interrupt	46	34	IFS1<14>	IEC1<14>	IPC8<20:18>	IPC8<17:16>	Yes
CNC – PORTC Input Change Interrupt	47	34	IFS1<15>	IEC1<15>	IPC8<20:18>	IPC8<17:16>	Yes
PMP – Parallel Master Port	48	35	IFS1<16>	IEC1<16>	IPC8<28:26>	IPC8<25:24>	Yes
PMPE – Parallel Master Port Error	49	35	IFS1<17>	IEC1<17>	IPC8<28:26>	IPC8<25:24>	Yes
SPI2E – SPI2 Fault	50	36	IFS1<18>	IEC1<18>	IPC9<4:2>	IPC9<1:0>	Yes
SPI2RX – SPI2 Receive Done	51	36	IFS1<19>	IEC1<19>	IPC9<4:2>	IPC9<1:0>	Yes
SPI2TX - SPI2 Transfer Done	52	36	IFS1<20>	IEC1<20>	IPC9<4:2>	IPC9<1:0>	Yes
U2E – UART2 Error	53	37	IFS1<21>	IEC1<21>	IPC9<12:10>	IPC9<9:8>	Yes
U2RX – UART2 Receiver	54	37	IFS1<22>	IEC1<22>	IPC9<12:10>	IPC9<9:8>	Yes
U2TX – UART2 Transmitter	55	37	IFS1<23>	IEC1<23>	IPC9<12:10>	IPC9<9:8>	Yes
I2C2B – I2C2 Bus Collision Event	56	38	IFS1<24>	IEC1<24>	IPC9<20:18>	IPC9<17:16>	Yes
I2C2S - I2C2 Slave Event	57	38	IFS1<25>	IEC1<25>	IPC9<20:18>	IPC9<17:16>	Yes
I2C2M – I2C2 Master Event	58	38	IFS1<26>	IEC1<26>	IPC9<20:18>	IPC9<17:16>	Yes
CTMU – CTMU Event	59	39	IFS1<27>	IEC1<27>	IPC9<28:26>	IPC9<25:24>	Yes
DMA0 – DMA Channel 0	60	40	IFS1<28>	IEC1<28>	IPC10<4:2>	IPC10<1:0>	No
DMA1 – DMA Channel 1	61	41	IFS1<29>	IEC1<29>	IPC10<12:10>	IPC10<9:8>	No
DMA2 – DMA Channel 2	62	42	IFS1<30>	IEC1<30>	IPC10<20:18>	IPC10<17:16>	No
DMA3 – DMA Channel 3	63	43	IFS1<31>	IEC1<31>	IPC10<28:26>	IPC10<25:24>	No
		Lowes	t Natural O	rder Priority			

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX1XX 28/44-Pin XLP (General Purpose) Family Features" and TABLE 2: "PIC32MX2XX 28/44-Pin XLP (USB) Family Features" for the lists of available peripherals.

Interrupt Control Registers

TAB	TABLE 6-2:	Z	TERRU	IPT RE	INTERRUPT REGISTER MAP	₹ MAP													
		€								Bits									
nbbA lsuhiV (#_8878)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1//1	16/0	IIA steseЯ
7	IAC CEIAI	31:16	I	I	I	I	I	I	I	I	1	I	I	I	1	I	ı	ı	0000
0001		15:0		-	1	MVEC	1		TPC<2:0>		1	-	1	INT4EP	INT3EP	INT2EP	INT1EP II	INTOEP	0000
1010	INITCTAT(3)	31:16	1	1	ı	I	Ι	I	Ι	-	Ι	1	1	Ι	_	-	1	ı	0000
2		15:0	1	-	I	1	1		SRIPL<2:0>		1	1			VEC<5:0>	^			0000
1020	IPTMR	31:16								IPTMR<31:0>	<0:1								0000
7000		31:16	FCEIF	RTCCIF	HLVDIF	AD1IF	OCSIF	IC5IF	ICSEIF	T5IF	INT4IF	OC4IF	IC4IF	IC4EIF	T4IF	INT3IF	OC3IF	IC3IF	0000
0801	084 1	15:0	IC3EIF	T3IF	INT2IF	OC2IF	IC2IF	IC2EIF	T2IF	INT11F	OC1IF	IC1IF	IC1EIF	T1IF	INTOIF	CS1IF	CSOIF	CTIF	0000
7	101	31:16	DMA3IF	<b>DMA2IF</b>	DMA11F	DMA0IF	CTMUIF	12C2MIF	12C2SIF	12C2BIF	U2TXIF	U2RXIF	UZEIF	SPI2TXIF		SPI2EIF I	PMPEIF	PMPIF	0000
1040		15:0	CNCIF	CNBIF	CNAIF	I2C1MIF	12C1SIF	12C1BIF	U1TXIF	U1RXIF	U1EIF	SPI1TXIF	SPI1RXIF	SP11EIF	USBIF <sup>(2)</sup>	CMP3IF	CMP2IF C	CMP11F	0000
1060		31:16	FCEIE	RTCCIE	HLVDIE	AD11E	OCSIE	ICSIE	ICSEIE	<b>TSIE</b>	INT4IE	OC4IE	IC4IE	IC4EIE	T4IE	<b>INT3IE</b>	OC3IE	IC3IE	0000
0001		15:0	IC3EIE	T3IE	INT2IE	OC2IE	IC2IE	IC2EIE	T2IE	INT11E	OC1IE	IC1IE	IC1EIE	T1IE	INTOIE	CS1IE	CSOIE	CTIE	0000
1070	5	31:16	<b>DMA3IE</b>	<b>DMA2IE</b>	DMA1IE	DMA0IE	CTMUIE	12C2MIE	12C2SIE	12C2BIE	U2TXIE	U2RXIE	UZEIE	<b>SPI2TXIE</b>	SPI2TXIE SPI2RXIE SPI2EIE PMPEIE PMPIE	SPI2EIE I	-MPEIE F	MPIE	0000
0.01		15:0	CNCIE	CNBIE	CNAIE	12C1MIE	12C1SIE	12C1BIE	U1TXIE	U1RXIE	U1EIE	<b>SPI1TXIE</b>	SPI1RXIE	SPI1EIE	SP11EIE USBIE <sup>(2)</sup> CMP3IE CMP2IE CMP1IE	CMP3IE	CMP2IE C	MP1IE	0000
1000	UJai	31:16	1	1	1		INT0IP<2:0>		<0:1>SI01NI	<1:0>	1	1	1	ö	CS1IP<2:0>		CS11S<1:0>	<0:1	0000
0601		15:0	1	1	1		CS0IP<2:0>		CS0IS<1:0>	<1:0>	I	1	1	S	CTIP<2:0>		CTIS<1:0>	<0:	0000
7	5	31:16	I	I	I		INT1IP<2:0>		INT1IS<1:0>	<1:0>	I	I	I	ŏ	OC1IP<2:0>		OC11S<1:0>	1:0>	0000
		15:0	1	1	I		IC1IP<2:0>		<0:1>SILO	<1:0>	I	1	Ι	T	T1IP<2:0>		T11S<1:0>	<0:	0000
4000		31:16	I	1	I		INT2IP<2:0>		INT2IS<1:0>	<1:0>	I	I	I	ŏ	OC2IP<2:0>		OC2IS<1:0>	1:0>	0000
0001		15:0	-	I	I		IC2IP<2:0>		<0:1>SIZ	<1:0>	I	I	Ι	_	T2IP<2:0>		T2IS<1:0>	<0:	0000
1000	EJGI	31:16	_		ı		INT3IP<2:0>		<0:1>SIEJNI	<1:0>	_	_	_	Ŏ	OC3IP<2:0>		OC3IS<1:0>	1:0>	0000
3		15:0	-		I		IC3IP<2:0>		<0:1>SIS<1:0>	<1:0>	1	_	_	T	T3IP<2:0>		T3IS<1:0>	<0:	0000
1000	וםכיו	31:16	I	I	I		INT4IP<2:0>		<0:1>SIPLINI	<1:0>	I	I	Ι	ŏ	OC4IP<2:0>		OC4IS<1:0>	<0:1	0000
000		15:0	1	1	Ι		IC4IP<2:0>		<0:1>S1:0>	<1:0>	Ι	1	1	T	T4IP<2:0>		T4IS<1:0>	<0:	0000
101	מטפו	31:16		-	I		AD11P<2:0>		AD11S<1:0>	<1:0>	1	I	1	ŏ	OC5IP<2:0>		OC5IS<1:0>	1:0>	0000
O E O		15:0	1	1	I		IC5IP<2:0>		<0:1>SIS<1:0>	<1:0>	1	Ι	1	T	T5IP<2:0>		T5IS<1:0>	<0:	0000
1050	andi	31:16	-		I	)	CMP1IP<2:0>		CMP1IS<1:0>	3<1:0>	-	_	_	FC	FCEIP<2:0>		FCEIS<1:0>	1:0>	0000
5 -		15:0	I	1	Ι	<u>.</u>	RTCCIP<2:0>		RTCCIS<1:0>	3<1:0>	Ι	Ι	_	士	HLVDIP<2:0>		HLVDIS<1:0>	<0:1:	0000
Legend:		unknown	value on F	Reset; — =	unimpleme	x= unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal	s '0'. Reset va	alues are sho	own in hexad	lecimal.									

m x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

With the exception of those noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See 12.2 "CLR, SET and

Note

**ά** κ

INV Registers" for more information.
These bits are not available on PIC32MX1XX devices.
This register does not have associated CLR, SET, INV registers.

		e								Bits									
nbbA IsutriV (#_8878)	nətsigəЯ <sup>(↑)</sup> əmsM	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	IIA Resets
5	1001	31:16	1	I	1		SPI1IP<2:0>		SPI1IS	SPI1IS<1:0>	I	I	I	SN	USBIP<2:0>(2)		USBIS<1:0>(2)		0000
3	Š	15:0	_	_	_		CMP3IP<2:0>	^	CMP38	CMP3IS<1:0>	I	I	-	CN	CMP2IP<2:0>		CMP2IS<1:0>		0000
7	2	31:16	I	I	1		PMPIP<2:0>		PMPIS	PMPIS<1:0>	I	Ι	I	0	CNIP<2:0>		CNIS<1:0>		0000
2	2	15:0	I	I	I		I2C1IP<2:0>		I2C11S	I2C1IS<1:0>	I	Ι	I	ر ا	U11P<2:0>		U1IS<1:0>		0000
2,00	20	31:16	I	I	Ι		CTMUIP<2:0>	^	CTMUR	CTMUIS<1:0>	Ι	I	I	12	12C2IP<2:0>		I2C2IS<1:0>		0000
07	2	15:0	I	I	Ι		U2IP<2:0>		UZIS	U2IS<1:0>	Ι	Ι	I	S	SPI2IP<2:0>		SPI2IS<1:0>		0000
2,00	2,00	31:16	I	I	1		DMA3IP<2:0>	,	DMA3IS<1:0>	S<1:0>	Ι	I	I	DN	DMA2IP<2:0>		DMA2IS<1:0>		0000
<u> </u>	5	15:0	_	_	_		DMA1IP<2:0>	^	DMA11	DMA11S<1:0>	Ι	I	-	DN	DMA0IP<2:0>		DMA0IS<1:0>		0000
Legend:		unknown	value on I	Reset; —=	unimpleme	x = unknown value on Reset; — = unimplemented, read as	as '0'. Reset v	s'0'. Reset values are shown in hexadecimal.	wn in hexac	decimal.									

With the exception of those noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.
These bits are not available on PIC32MX1XX devices.
This register does not have associated CLR, SET, INV registers. Note

∺ ფ

© 2017-2019 Microchip Technology Inc.

INTERRUPT REGISTER MAP (CONTINUED)

**TABLE 6-2:** 

#### REGISTER 6-1: INTCON: INTERRUPT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_		_	_	_		_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_		_	_		_	_
45.0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_	MVEC	_		TPC<2:0>	
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0' bit 15-13 **Unimplemented:** Read as '0'

bit 12 MVEC: Multi Vector Configuration bit

1 = Interrupt controller configured for Multi-vectored mode
 0 = Interrupt controller configured for Single-vectored mode

bit 11 Unimplemented: Read as '0'

bit 10-8 TPC<2:0>: Interrupt Proximity Timer Control bits

111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer

110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer

101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer

100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer

011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer

010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer

001 = Interrupts of group priority 1 start the Interrupt Proximity timer

000 = Disables Interrupt Proximity timer

bit 7-5 Unimplemented: Read as '0'

bit 4 INT4EP: External Interrupt 4 Edge Polarity Control bit

1 = Rising edge0 = Falling edge

bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit

1 = Rising edge0 = Falling edge

bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit

1 = Rising edge0 = Falling edge

bit 1 INT1EP: External Interrupt 1 Edge Polarity Control bit

1 = Rising edge0 = Falling edge

bit 0 INT0EP: External Interrupt 0 Edge Polarity Control bit

1 = Rising edge0 = Falling edge

#### REGISTER 6-2: INTSTAT: INTERRUPT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	_		_	_			_	_			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	_	_	_	_	_	_	_	_			
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
15:8	_	_	_	_	_	SRIPL<2:0> <sup>(1)</sup>					
7.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 R/W-0 R/W-0				
7:0	_	_			VEC	<5:0> <sup>(1)</sup>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-11 Unimplemented: Read as '0'

bit 10-8 SRIPL<2:0>: Requested Priority Level bits<sup>(1)</sup>

111-000 = The priority level of the latest interrupt presented to the CPU

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **VEC<5:0>:** Interrupt Vector bits<sup>(1)</sup>

11111-00000 = The interrupt vector that is presented to the CPU

Note 1: This value should only be used when the interrupt controller is configured for Single Vector mode.

### REGISTER 6-3: IPTMR: INTERRUPT PROXIMITY TIMER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24				IPTMF	R<31:24>					
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	IPTMR<23:16>									
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
13.6				IPTMI	R<15:8>					
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0				IPTM	R<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-0 IPTMR<31:0>: Interrupt Proximity Timer Reload bits

Used by the Interrupt Proximity Timer as a reload value when the Interrupt Proximity timer is triggered by an interrupt event.

### REGISTER 6-4: IFSx: INTERRUPT FLAG STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	IFS31	IFS30	IFS29	IFS28	IFS27	IFS26	IFS25	IFS24
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	IFS23	IFS22	IFS21	IFS20	IFS19	IFS18	IFS17	IFS16
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6	IFS15	IFS14	IFS13	IFS12	IFS11	IFS10	IFS09	IFS08
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	IFS07	IFS06	IFS05	IFS04	IFS03	IFS02	IFS01	IFS00

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 IFS31-IFS00: Interrupt Flag Status bits

1 = Interrupt request has occurred

0 = No interrupt request has occurred

Note: This register represents a generic definition of the IFSx register. Refer to Table 6-1 for the exact bit

definitions.

#### REGISTER 6-5: IECx: INTERRUPT ENABLE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	IEC31	IEC30	IEC29	IEC28	IEC27	IEC26	IEC25	IEC24
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	IEC23	IEC22	IEC21	IEC20	IEC19	IEC18	IEC17	IEC16
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	IEC15	IEC14	IEC13	IEC12	IEC11	IEC10	IEC09	IEC08
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	IEC07	IEC06	IEC05	IEC04	IEC03	IEC02	IEC01	IEC00

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 IEC31-IEC00: Interrupt Enable bits

1 = Interrupt is enabled 0 = Interrupt is disabled

**Note:** This register represents a generic definition of the IECx register. Refer to Table 6-1 for the exact bit definitions.

#### **REGISTER 6-6:** IPCx: INTERRUPT PRIORITY CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	_	_	_		IP03<2:0>		IS03	<1:0>
23:16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	_	_	_	IP02<2:0>			IS02	<1:0>
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
13.6	_	_	_		IP01<2:0>		IS01	<1:0>
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	_	_		IP00<2:0>		IS00	<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-26 IP03<2:0>: Interrupt Priority bits

111 = Interrupt priority is 7

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

bit 25-24 IS03<1:0>: Interrupt Subpriority bits

11 = Interrupt subpriority is 3

10 = Interrupt subpriority is 2

01 = Interrupt subpriority is 1

00 = Interrupt subpriority is 0

bit 23-21 Unimplemented: Read as '0'

bit 20-18 IP02<2:0>: Interrupt Priority bits

111 = Interrupt priority is 7

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

bit 17-16 IS02<1:0>: Interrupt Subpriority bits

11 = Interrupt subpriority is 3

10 = Interrupt subpriority is 2

01 = Interrupt subpriority is 1

00 = Interrupt subpriority is 0

bit 15-13 Unimplemented: Read as '0'

bit 12-10 IP01<2:0>: Interrupt Priority bits

111 = Interrupt priority is 7

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

This register represents a generic definition of the IPCx register. Refer to Table 6-1 for the exact bit Note: definitions.

© 2017-2019 Microchip Technology Inc.

### REGISTER 6-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER (CONTINUED)

```
bit 9-8
          IS01<1:0>: Interrupt Subpriority bits
          11 = Interrupt subpriority is 3
          10 = Interrupt subpriority is 2
          01 = Interrupt subpriority is 1
          00 = Interrupt subpriority is 0
bit 7-5
          Unimplemented: Read as '0'
bit 4-2
          IP00<2:0>: Interrupt Priority bits
          111 = Interrupt priority is 7
          010 = Interrupt priority is 2
          001 = Interrupt priority is 1
          000 = Interrupt is disabled
bit 1-0
          IS00<1:0>: Interrupt Subpriority bits
          11 = Interrupt subpriority is 3
           10 = Interrupt subpriority is 2
           01 = Interrupt subpriority is 1
           00 = Interrupt subpriority is 0
```

**Note:** This register represents a generic definition of the IPCx register. Refer to Table 6-1 for the exact bit definitions.

### 7.0 FLASH PROGRAM MEMORY

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 5.** "Flash Program Memory" (DS60001121), which is available from the *Documentation* > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MX1XX/2XX 28/44-pin XLP Family devices contain an internal Flash program memory for executing user code. There are three methods by which the user can program the Flash memory:

- Run-Time Self-Programming (RTSP)
- EJTAG Programming
- In-Circuit Serial Programming™ (ICSP™)

RTSP is performed by software executing from either Flash or RAM memory. Information about RTSP techniques is available in **Section 5.** "Flash Program Memory" (DS60001121) in the "PIC32 Family Reference Manual".

EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.

ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.

The EJTAG and ICSP methods are described in the "PIC32 Flash Programming Specification" (DS60001145), which can be downloaded from the Microchip web site (www.microchip.com).

Note

The Flash page size on the PIC32MX-1XX/2XX 28/44-pin XLP Family of devices is 4 KB and the row size is 512 bytes (1000 IW and 128 IW, respectively).

Flash Controller Control Registers **TABLE 7-1**:

FLASH CONTROLLER REGISTER MAP

s	steseR IIA	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	
	16/0	I										
	17/1	I	NVMOP<3:0>									
	18/2	I	NVMO									
	19/3	-										
	20/4	I	I									
	21/5	I	1									
	22/6	I	I									
Bits	23/7	I	I	NVMKEV/34.05	2	-0.18/ GUOVA	0.10	70.467	NOTIFICATION N	20.70	NVINORCADDR<51:02	
Bi	24/8	I	1	NIVAKE				TACAMAIA	ZOWAN V	7 000 000	N MORCA	adecimal.
	25/9	I	1							_	_	own in hexa
	26/10	I	I									les are sho
	27/11	I	LVDSTAT									Reset valu
	28/12	I	LVDERR									read as '0'
	29/13	Ι	WRERR									Jemented,
	30/14	Ι	WREN									x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal
	31/15	I	WR									e on Reset
€	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	wn valu
Register Mame		(1)		NIVMAKEV		(1) GOOD (1)		ATACA MAIN	Y I Y O IN N	000000	T440 NVINIORCADDR	
	Virtual Addr (BF80_#)		T 0	0170	<u></u>	007	1470	007	00.4	0,47	744 0	Legend:

This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

#### REGISTER 7-1: NVMCON: PROGRAMMING CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_		_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	R/W-0	R/W-0	R-0	R-0	R-0	U-0	U-0	U-0
15.6	WR	WREN	WRERR <sup>(1)</sup>	LVDERR <sup>(1)</sup>	LVDSTAT <sup>(1)</sup>	_	_	_
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	_	_	_		NVMOF	P<3:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 WR: Write Control bit

This bit is writable when WREN = 1 and the unlock sequence is followed.

1 = Initiate a Flash operation. Hardware clears this bit when the operation completes

0 = Flash operation is complete or inactive

bit 14 WREN: Write Enable bit

This is the only bit in this register reset by a device Reset.

1 = Enable writes to WR bit and enables HLVD circuit

0 = Disable writes to WR bit and disables HLVD circuit

bit 13 WRERR: Write Error bit<sup>(1)</sup>

This bit is read-only and is automatically set by hardware.

1 = Program or erase sequence did not complete successfully

0 = Program or erase sequence completed normally

bit 12 LVDERR: Low-Voltage Detect Error bit (LVD circuit must be enabled)<sup>(1)</sup>

This bit is read-only and is automatically set by hardware.

1 = Low-voltage detected (possible data corruption, if WRERR is set)

0 = Voltage level is acceptable for programming

bit 11 **LVDSTAT:** Low-Voltage Detect Status bit (LVD circuit must be enabled)<sup>(1)</sup>

This bit is read-only and is automatically set and cleared by the hardware.

1 = Low-voltage event is active

0 = Low-voltage event is not active

bit 10-4 **Unimplemented:** Read as '0'

bit 3-0 NVMOP<3:0>: NVM Operation bits

These bits are writable when WREN = 0.

1111 = Reserved

:

0111 = Reserved

0110 = No operation

0101 = Program Flash Memory (PFM) erase operation: erases PFM, if all pages are not write-protected

0100 = Page erase operation: erases page selected by NVMADDR, if it is not write-protected

0011 = Row program operation: programs row selected by NVMADDR, if it is not write-protected

0010 = No operation

0001 = Word program operation: programs word selected by NVMADDR, if it is not write-protected

0000 = No operation

**Note 1:** This bit is cleared by setting NVMOP == `b0000, and initiating a Flash operation (i.e., WR).

### REGISTER 7-2: NVMKEY: PROGRAMMING UNLOCK REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04:04	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0				
31:24		NVMKEY<31:24>										
00.40	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0				
23:16		NVMKEY<23:16>										
45.0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0				
15:8	NVMKEY<15:8>											
7.0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0				
7:0				NVMK	EY<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 NVMKEY<31:0>: Unlock Register bits

These bits are write-only, and read as '0' on any read

Note: This register is used as part of the unlock sequence to prevent inadvertent writes to the PFM.

#### REGISTER 7-3: NVMADDR: FLASH ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24				NVMADI	DR<31:24>					
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	NVMADDR<23:16>									
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.6	15:8 NVMADDR<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				NVMAD	DR<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **NVMADDR<31:0>:** Flash Address bits

Bulk/Chip/PFM Erase: Address is ignored.
Page Erase: Address identifies the page to erase.
Row Program: Address identifies the row to program.
Word Program: Address identifies the word to program.

#### REGISTER 7-4: NVMDATA: FLASH PROGRAM DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31:24				NVMDA:	TA<31:24>							
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16		NVMDATA<23:16>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8				NVMDA	TA<15:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0				NVMD	ATA<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 NVMDATA<31:0>: Flash Programming Data bits

**Note:** The bits in this register are only reset by a Power-on Reset (POR).

### REGISTER 7-5: NVMSRCADDR: SOURCE DATA ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24	NVMSRCADDR<31:24>										
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	NVMSRCADDR<23:16>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8				NVMSRCA	ADDR<15:8>						
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				NVMSRC	ADDR<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 NVMSRCADDR<31:0>: Source Data Address bits

The system physical address of the data to be programmed into the Flash when the NVMOP<3:0> bits (NVMCON<3:0>) are set to perform row programming.

NOTES:			

# 8.0 OSCILLATOR CONFIGURATION

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX XLP family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 42.** "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The PIC32MX1XX/2XX XLP oscillator system has the following modules and features:

- A total of five external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery
- · Dedicated On-Chip PLL for USB modules
- · Flexible reference clock output
- Multiple clock branches for peripherals for better performance flexibility


A block diagram of the oscillator system is provided in Figure 8-1.

#### 8.1 Fail-Safe Clock Monitor (FSCM)

The PIC32MX1XX/2XX XLP oscillator system includes a Fail-safe Clock Monitor (FSCM). The FSCM monitors the SYSCLK for continuous operation. If it detects that the SYSCLK has failed, it switches the SYSCLK over to the FRC oscillator and triggers a NMI. The FRC is an untuned 8 MHz oscillator that will drive the SYSCLK during FSCM event. When the NMI is executed, software can attempt to restart the main oscillator or shut down the system.

In Sleep mode both the SYSCLK and the FSCM halt, which prevents FSCM detection.

#### FIGURE 8-1: PIC32MX1XX/2XX XLP FAMILY OSCILLATOR DIAGRAM



Notes: 1. A series resistor, Rs, may be required for AT strip cut crystals, or to eliminate clipping. Alternately, to increase oscillator circuit gain, add a parallel resistor, RP, with a value of 1 MΩ.

- 2. The internal feedback resistor, RF, is typically in the range of 2 to 10 M $\Omega$ .
- 3. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for help in determining the best oscillator components.
- **4.** PB0CLK divided by 2 is available on the OSC2 pin in certain clock modes.
- 5. Refer to Table 33-20 in 33.0 "Electrical Characteristics" for frequency limitations.
- 6. The USB PLL is only available on PIC32MX2XX XLP devices.

**Oscillator Control Registers** 

**OSCILLATOR CONFIGURATION REGISTER MAP** 

**TABLE 8-1:** 

0x00 0000

All Resets<sup>(1)</sup>

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend: Note 1:

Reset values are dependent on the DEVCFGx Configuration bits and the type of reset. Writing to this register has no affect on non-USB devices.

#### REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
31:24	_	_	_	_	-	F	RCDIV<2:0>	
00.40	R/W-0	U-0	R/W-y	U-0	U-0	U-0	U-0	U-0
23:16	DRMEN	_	SLP2SPD	_	_	_	_	_
45.0	U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
15:8	_		COSC<2:0>				NOSC<2:0>	
7.0	R/W-0	U-0	U-0	R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-0
7:0	CLKLOCK	_		SLPEN	CF	UFRCEN	SOSCEN	OSWEN <sup>(1)</sup>

Legend:y = Value set from Configuration bits on PORHS = Hardware SetR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26-24 FRCDIV<2:0>: Internal Fast RC (FRC) Oscillator Clock Divider bits

111 = FRC divided by 256

110 = FRC divided by 64

101 = FRC divided by 32

100 = FRC divided by 16

011 = FRC divided by 8

010 = FRC divided by 4

001 = FRC divided by 2

000 = FRC divided by 1 (default setting)

bit 23 DRMEN: Dream Mode Enable bit

1 = Dream mode is enabled

0 = Dream mode is disabled

bit 22 **Unimplemented:** Read as '0'

bit 21 SLP2SPD: Sleep Two-speed Start-up Control bit

1 = Use FRC as SYSCLK until the selected clock is ready

0 = Use the selected clock directly

bit 20-15 Unimplemented: Read as '0'

bit 14-12 COSC<2:0>: Current Oscillator Selection bits

111 = Reserved

110 = Reserved

101 = Internal Low-Power RC (LPRC) Oscillator

100 = Secondary Oscillator (Sosc)

011 = Reserved

010 = Primary Oscillator (Posc) (HS or EC)

001 = System PLL (SPLL)

000 = Internal Fast RC (FRC) Oscillator divided by FRCDIV<2:0> bits (FRCDIV)

bit 11 **Unimplemented:** Read as '0'

Note 1: The reset value for this bit depends on the setting of the IESO bit (DEVCFG1<7>). When IESO = 1, the reset value is '1'. When IESO = 0, the reset value is '0'.

Note: Writes to this register require an unlock sequence. Refer to the **Section 42. "Oscillators with Enhanced PLL"** (DS60001250) in the *"PIC32 Family Reference Manual"* for details.

#### REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

bit 10-8 NOSC<2:0>: New Oscillator Selection bits

111 = Reserved

110 = Reserved

101 = Internal Low-Power RC (LPRC) Oscillator

100 = Secondary Oscillator (Sosc)

011 = Reserved

010 = Primary Oscillator (Posc) (HS or EC)

001 = System PLL (SPLL)

000 = Internal Fast RC (FRC) Oscillator divided by FRCDIV<2:0> bits (FRCDIV)

On Reset, these bits are set to the value of the FNOSC<2:0> Configuration bits (DEVCFG1<2:0>).

bit 7 CLKLOCK: Clock Selection Lock Enable bit

1 = Clock and PLL selections are locked

0 = Clock and PLL selections are not locked and may be modified

bit 6-5 Unimplemented: Read as '0'

bit 4 SLPEN: Sleep Mode Enable bit

1 = Device will enter Sleep mode when a  $\mathtt{WAIT}$  instruction is executed

0 = Device will enter Idle mode when a WAIT instruction is executed

1 = FSCM has detected a clock failure

0 = No clock failure has been detected

bit 2 UFRCEN: USB FRC Clock Enable bit

1 = Enable FRC as the USB clock source

0 = Use the Primary Oscillator or UPLL as the USB clock source

bit 1 SOSCEN: Secondary Oscillator (Sosc) Enable bit

1 = Enable Secondary Oscillator

0 = Disable Secondary Oscillator

bit 0 **OSWEN:** Oscillator Switch Enable bit<sup>(1)</sup>

1 = Initiate an oscillator switch to selection specified by NOSC<2:0> bits

0 = Oscillator switch is complete

Note 1: The reset value for this bit depends on the setting of the IESO bit (DEVCFG1<7>). When IESO = 1, the reset value is '1'. When IESO = 0, the reset value is '0'.

Note: Writes to this register require an unlock sequence. Refer to the **Section 42**. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

#### **REGISTER 8-2: OSCTUN: FRC TUNING REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	-	_	-	_	-	-
00:40	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_			TUN<	5:0> <sup>(1)</sup>		

```
Legend:
```

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

```
bit 31-6 Unimplemented: Read as '0'
```

bit 5-0 **TUN<5:0>:** FRC Oscillator Tuning bits<sup>(1)</sup>

100000 = Center frequency -2%

100001 =

•

٠

111111 =

000000 = Center frequency; Oscillator runs at nominal frequency (8 MHz)

000001 =

•

٠

011110 =

011111 = Center frequency +2%

**Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation, and is neither characterized, nor tested.

Note: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

#### REGISTER 8-3: SPLLCON: SYSTEM PLL CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	R/W-y	R/W-y	R/W-y
31.24	_	_	-	_	_	F	PLLODIV<2:0	>
23:16	U-0	U-0	U-0	U-0	U-0	R/W-y	R/W-y	R/W-y
23.10	_	_	_	_	_	P	PLLMULT<2:0	>
15:8	U-0	U-0	U-0	U-0	U-0	R/W-y	R/W-y	R/W-y
15.6	_	_	_	_	_	1	PLLIDIV<2:0>	•
7.0	R/W-y	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	PLLICLK	_	_	_	_	_	_	_

Legend:y = Value set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26-24 PLLODIV<2:0>: System PLL Output Clock Divider bits

111 = PLL Divide by 256

110 = PLL Divide by 64

101 = PLL Divide by 32

100 = PLL Divide by 16

011 = PLL Divide by 8

010 = PLL Divide by 4

001 = PLL Divide by 4

000 = PLL Divide by 1

The default setting is specified by the FPLLODIV<2:0> Configuration bits in the DEVCFG2 register. Refer to Register 30-3 in **30.0 "Special Features"** for information.

bit 23-19 Unimplemented: Read as '0'

bit 18-16 PLLMULT<2:0>: System PLL Multiplier bits

111 = Multiply by 24

110 = Multiply by 21

101 = Multiply by 20

100 = Multiply by 19

011 = Multiply by 18

010 = Multiply by 17

001 = Multiply by 16

000 = Multiply by 15

The default setting is specified by the FPLLMULT<6:0> Configuration bits in the DEVCFG2 register. Refer to Register 30-3 in **30.0 "Special Features"** for information.

bit 15-11 Unimplemented: Read as '0'

Note 1: Writes to this register require an unlock sequence. Refer to the Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

2: Writes to this register are not allowed if the SPLL is selected as a clock source (COSC<2:0> = 001).

#### REGISTER 8-3: SPLLCON: SYSTEM PLL CONTROL REGISTER

bit 10-8 PLLIDIV<2:0>: System PLL Input Clock Divider bits

111 = Divide by 12

110 = Divide by 10

101 = Divide by 6

100 = Divide by 5

011 = Divide by 4

010 = Divide by 3

001 = Divide by 2

000 = Divide by 1

The default setting is specified by the FPLLIDIV<2:0> Configuration bits in the DEVCFG2 register. Refer to Register 30-3 in 30.0 "Special Features" for information. If the PLLICLK is set for FRC, this setting is ignored by the PLL and the divider is set to Divide-by-1.

bit 7 PLLICLK: System PLL Input Clock Source bit

1 = FRC is selected as the input to the System PLL

0 = Posc is selected as the input to the System PLL

The POR default is specified by the FPLLICLK Configuration bit in the DEVCFG2 register. Refer to Register 30-3 in **30.0** "Special Features" for information.

bit 6-0 Unimplemented: Read as '0'

- Note 1: Writes to this register require an unlock sequence. Refer to the Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.
  - 2: Writes to this register are not allowed if the SPLL is selected as a clock source (COSC<2:0> = 001).

REGISTER 8-4: UPLLCON: USB PLL CONTROL REGISTER

- 1 - 0 - 0		. === •						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1
31:24	_	_	_	_	_	F	PLLODIV<2:0	>
22.46	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
23:16	_	_	_	_	_	P	PLLMULT<2:0	>
45.0	U-0	U-0	U-0	U-0	U-0	R/W-y	R/W-y	R/W-y
15:8	_	_	_	_	_		PLLIDIV<2:0>	•
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	1	_	1	1	1	

Legend:y = Value set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

```
bit 31-27 Unimplemented: Read as '0'
```

bit 26-24 PLLODIV<2:0>: USB PLL Output Clock Divider bits

111 = PLL Divide by 256

110 = PLL Divide by 64

101 = PLL Divide by 32

100 = PLL Divide by 16

011 = PLL Divide by 8

010 = PLL Divide by 4

001 = PLL Divide by 2

000 = PLL Divide by 1

bit 23-19 Unimplemented: Read as '0'

bit 18-16 PLLMULT<2:0>: USB PLL Multiplier bits

111 = Multiply by 24

110 = Multiply by 21

101 = Multiply by 20

100 = Multiply by 19

011 = Multiply by 18

010 = Multiply by 17

001 = Multiply by 16

000 = Multiply by 15

bit 15-11 Unimplemented: Read as '0'

bit 10-8 PLLIDIV<2:0>: USB PLL Input Clock Divider bits

111 = Divide by 12

110 = Divide by 10

101 = Divide by 6

100 = Divide by 5

011 = Divide by 4

010 = Divide by 3

001 = Divide by 2

000 = Divide by 1

bit 7-0 Unimplemented: Read as '0'

Note 1: Writes to this register require an unlock sequence. Refer to the Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

#### REGISTER 8-5: REFO1CON: REFERENCE OSCILLATOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	_			I	RODIV<14:8	>		
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10				RODI\	/<7:0>			
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R-0, HS, HC
15:8	ON <sup>(1)</sup>		SIDL	OE	RSLP <sup>(2)</sup>	-	DIVSWEN	ACTIVE <sup>(1)</sup>
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_				ROSEL	.<3:0> <sup>(3)</sup>	

Legend:HC = Hardware ClearedHS = Hardware SetR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 **Unimplemented:** Read as '0'

bit 30-16 RODIV<14:0> Reference Clock Divider bits

The value selects the reference clock divider bits (see Figure 8-1 for details). A value of '0' selects no divider.

bit 15 **ON:** Output Enable bit<sup>(1)</sup>

1 = Reference Oscillator Module enabled0 = Reference Oscillator Module disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Peripheral Stop in Idle Mode bit

1 = Discontinue module operation when the device enters Idle mode

0 = Continue module operation in Idle mode

bit 12 **OE:** Reference Clock Output Enable bit

1 = Reference clock is driven out on REFCLKOx pin

0 = Reference clock is not driven out on REFCLKOx pin

bit 11 **RSLP:** Reference Oscillator Module Run in Sleep bit<sup>(2)</sup>

1 = Reference Oscillator Module output continues to run in Sleep

0 = Reference Oscillator Module output is disabled in Sleep

bit 10 Unimplemented: Read as '0'

bit 9 **DIVSWEN:** Divider Switch Enable bit

1 = Divider switch is in progress

0 = Divider switch is complete

bit 8 **ACTIVE:** Reference Clock Request Status bit<sup>(1)</sup>

1 = Reference clock request is active

0 = Reference clock request is not active

bit 7-4 Unimplemented: Read as '0'

bit 3-0 ROSEL<3:0>: Reference Clock Source Select bits(3)

1111 = Reserved

•

1001 = Reserved

1000 = REFCLKI

0111 = System PLL output

0110 = USB PLL output

0101 = Sosc

0100 = LPRC

0011 = FRC

0011 = POSC

0001 = PBCLK

0000 = SYSCLK

Note 1: Do not write to this register when the ON bit is not equal to the ACTIVE bit.

2: This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.

3: The ROSEL<3:0> bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.

#### REGISTER 8-6: REFO1TRIM: REFERENCE OSCILLATOR TRIM REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				ROTRI	Л<8:1>			
00:40	R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	ROTRIM<0>	_	_	_	_	-	_	_
45.0	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_			_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-23 ROTRIM<8:0>: Reference Oscillator Trim bits

111111111 = 511/512 divisor added to RODIV value

1111111110 = 510/512 divisor added to RODIV value

.

.

100000000 = 256/512 divisor added to RODIV value

•

•

000000010 = 2/512 divisor added to RODIV value

000000001 = 1/512 divisor added to RODIV value

000000000 = 0 divisor added to RODIV value

#### bit 22-0 Unimplemented: Read as '0'

- **Note 1:** While the ON bit (REFO1CON<15>) is '1', writes to this register do not take effect until the DIVSWEN bit is also set to '1'.
  - 2: Do not write to this register when the ON bit (REFO1CON<15>) is not equal to the ACTIVE bit (REFO1CON<8>).
  - 3: Specified values in this register do not take effect if the RODIV<14:0> bits (REFO1CON<30:16>) = 0.

#### REGISTER 8-7: PBDIV: PERIPHERAL BUS CLOCK DIVISOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	-	_
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-1	U-0	U-0	U-0	R-1	U-0	U-0	U-0
15:8	ON	_	_	_	PBDIVRDY	_	-	_
7.0	U-0	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y
7:0	_				PBDIV<6:0>			

**Legend:** y = Value set from Configuration bits on POR

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: Output Enable bit

1 = PBCLK output clock is enabled

0 = PBCLK output clock is disabled

bit 14-12 Unimplemented: Read as '0'

bit 11 PBDIVRDY: Peripheral Bus 'x' Clock Divisor Ready bit

1 = Clock divisor logic is not switching divisors and the PBDIV<6:0> bits may be written

0 = Clock divisor logic is currently switching values and the PBDIV<6:0> bits cannot be written

bit 10-7 Unimplemented: Read as '0'

bit 6-0 PBDIV<6:0>: Peripheral Bus Clock Divisor Control bits

1111111 = PBCLK is SYSCLK divided by 128

•

0000011 = PBCLK is SYSCLK divided by 4

0000010 = PBCLK is SYSCLK divided by 3

0000001 = PBCLK is SYSCLK divided by 2

0000000 = PBCLK is SYSCLK divided by 1

On Reset, these bits (0000xxx) are set by the FPBDIV<1:0> Configuration bits in the DEVCFG1 register. At runtime, the user can then change the initial reset default fuse setting.

**Note:** Writes to this register require an unlock sequence. Refer to **Section 42. "Oscillators with Enhanced PLL"** (DS60001250) in the *"PIC32 Family Reference Manual"* for details.

#### REGISTER 8-8: CLKSTAT: OSCILLATOR CLOCK STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	-	_	-		-
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
15:8	_	_	_	_	_	_	_	UPLLRDY
7.0	R-0	U-0	R-0	R-0	U-0	R-0	R-0	R-0
7:0	SPLLRDY	_	LPRCRDY	SOSCRDY	-	POSCRDY	DIVSPLLRDY	FRCRDY

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-9 Unimplemented: Read as '0'

bit 8 UPLLRDY: USB PLL (UPLL) Ready Status bit

1 = UPLL is ready0 = UPLL is not ready

bit 7 SPLLRDY: System PLL (SPLL) Ready Status bit

1 = SPLL is ready0 = SPLL is not ready

bit 6 Unimplemented: Read as '0'

bit 5 LPRCRDY: Low-Power RC (LPRC) Oscillator Ready Status bit

1 = LPRC is stable and ready

0 = LPRC is disabled or not operating

bit 4 SOSCRDY: Secondary Oscillator (Sosc) Ready Status bit

1 = Sosc is stable and ready

0 = Sosc is disabled or not operating

bit 3 Unimplemented: Read as '0'

bit 2 POSCRDY: Primary Oscillator (Posc) Ready Status bit

1 = Posc is stable and ready

0 = Posc is disabled or not operating

bit 1 DIVSPLLRDY: Divided System PLL Ready Status bit

1 = Divided System PLL is ready0 = Divided System PLL is not ready

bit 0 FRCRDY: Fast RC (FRC) Oscillator Ready Status bit

1 = FRC is stable and ready

0 = FRC is disabled for not operating



# 9.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 31. "Direct Memory Access (DMA) Controller"** (DS60001117), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).


The PIC32 Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32, such as Peripheral Bus devices: SPI, UART, PMP, etc., or memory itself. Figure 9-1 show a block diagram of the DMA Controller module.

The DMA Controller module has the following key features:

- · Four identical channels, each featuring:
  - Auto-increment source and destination address registers
  - Source and destination pointers
  - Memory to memory and memory to peripheral transfers
- · Automatic word-size detection:
  - Transfer granularity, down to byte level
  - Bytes need not be word-aligned at source and destination

- · Fixed priority channel arbitration
- · Flexible DMA channel operating modes:
  - Manual (software) or automatic (interrupt)
     DMA requests
  - One-Shot or Auto-Repeat Block Transfer modes
  - Channel-to-channel chaining
- · Flexible DMA requests:
  - A DMA request can be selected from any of the peripheral interrupt sources
  - Each channel can select any (appropriate) observable interrupt as its DMA request source
  - A DMA transfer abort can be selected from any of the peripheral interrupt sources
  - Pattern (data) match transfer termination
- · Multiple DMA channel status interrupts:
  - DMA channel block transfer complete
  - Source empty or half empty
  - Destination full or half full
  - DMA transfer aborted due to an external event
  - Invalid DMA address generated
- · DMA debug support features:
  - Most recent address accessed by a DMA channel
  - Most recent DMA channel to transfer data
- · CRC Generation module:
  - CRC module can be assigned to any of the available channels
  - CRC module is highly configurable





0000

0000

ateseA IIA

0000

9.1 DMA Control Registers

**DMA GLOBAL REGISTER MAP** 

**TABLE 9-1:** 

	16/0	1	ı	ı	:0>(5)	
	17/1	1	1	I	DMACH<2:0>(2)	
	18/2	1	Ι	I		
	19/3	I	-	-	RDWR	
	20/4	I	Ι	-	Ι	
	21/5	1	Ι	Ι	Ι	
	22/6	1	-	-	-	
Bits	23/7	1	Ι	Ι	Ι	DMAADDR<31:0>
Bi	24/8	I	Ι	Ι	Ι	DMAADE
	25/9	1	-	_	-	
	26/10	I	-	_	-	
	27/11	1	DMABUSY	Ι	Ι	
	28/12	I	SUSPEND DMABUSY	_	_	
	29/13	I	_	_	_	
	30/14	I	Ι	-	Ι	
	31/15	1	NO	Ι	Ι	
€	Bit Range	31:16	15:0	31:16	15:0	31:16 15:0
	Register <sup>(†)</sup> emsM	1400		3040 DMASTAT	I SENIO	3020 DMAADDR
	rbbA IsufriV (#_8878)	0000	2000	0,40	20.00	3020

m x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal Legend:

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

**DMA CRC REGISTER MAP** 

**TABLE 9-2:** 

9	steseR IIA	0000	0000	0000	0000	0000	0000
	16/0	I	^				
	1/21	I	CRCCH<2:0>				
	18/2	Ι	0				
	19/3	I	Ι				
	20/4	I	_				
	21/5	Ι	CRCEN CRCAPP CRCTYP				
	22/6	I	CRCAPP				
Bits	23/7	I	CRCEN	OCBCDATA/34:05	0	CDC XOB/31:02	70.10
8	24/8	ВІТО		עטפטפ		youd	2020
	25/9	I					
	26/10	I	PLEN<4:0>				
	27/11	WBO					
	28/12	BYTO<1:0>					
	29/13	BYTC	Ι				
	30/14	I	_				
	31/15	Ι	Ι				
€	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0
	Register <sup>(1)</sup> ปลิตาล์	0808		2040 DCBCDATA	20000	anko nank	20000
ssə	Virtual Addr (#_8878)	0000	0000	0700	2	3050	2000

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information. m x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal

TABLE	LE 9-3:	٥	DMA CHANNELS 0-3 REGISTE	NNELS	0-3 RE(		R MAP												
ssə		•								Bits	γı								s
Virtual Addr (#_8878)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1//1	16/0	steseЯ IIA
0		31:16	I	1	1	I	1	1	I	1	I	1	1	I	1	I	1	1	0000
3060	DCHOCON	15:0	CHBUSY	-	-	-	-	_	-	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPRI<1:0>		0000
0700		31:16	Ι	Ι	I	Ι	I	1	Ι	Ι				CHAIRQ<7:0>	3<7:0>				4400
20 00 00 00 00 00 00 00 00 00 00 00 00 0	30/0 DCHUECON	15:0				CHSIRC	RQ<7:0>				CFORCE	CABORT	PATEN	SIRGEN	AIRGEN	ı	ı	1	FF00
3080	DCHOINT	31:16	1	1	1	I	I	I	1	1	$\vdash$	CHSHIE	CHDDIE	CHDHIE		CHCCIE			0000
		15:0	Ī	I	I	1	Ī	1	I	I	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3090	DCH0SSA	31:16								CHSSA<31:0>	<31:0>								0000
30A0	DCH0DSA	31:16								CHDSA<31:0>	<31:0>							•	0000
000		31:16	I	I	I	I	I	I	Ι	I	I	I	I	I	I	I	I	I	0000
SUBU	DCHUSSIZ	15:0		1						CHSSIZ<15:0>	<15:0>		1	1					0000
	713001130	31:16	Ι	Ι	I	Ι	I	1	Ι	Ι	Ι	I	I	1	I	Ι	I	-	0000
2000		15:0								CHDSIZ<15:0>	<15:0>								0000
טרוספ	атазиноч	31:16	Ι	Ι	1	1	1	1	Ι	-	-	1	1	1	1	1	1	-	0000
2000		15:0								CHSPTR<15:0>	<15:0>								0000
300	TOUCHOU	(.)	ı	1	1	I	I	1	1	1	1	1	1	ı	1	ı	ı	1	0000
305	מו דטטרטט	15:0								CHDPTR<15:0>	<15:0>								0000
30E0	DCHOCS17	31:16	I	Ι	_	1	Ι	-	Ι	I	l	I	1	1	_	I	1	1	0000
5										CHCSIZ<15:0>	<15:0>	•			•	•	-		0000
3100	ALAUCATE	` '	Ī	I	1	Ι	I	1	I	I	1	I	1	I	1	I	1	1	0000
5		15:0								CHCPTR<15:0>	<15:0>								0000
3110	DCHODAT	` '	I	Ι	Ι	I	Ι	Ι	Ι	I	Ι	I	1	I	1	I	1	1	0000
			1	I	I	I	I	1	Ι	I				CHPDAT<7:0>	T<7:0>	•	-		0000
3120	DCH1CON	• • •		Ι	1	I	I	1	1	1	1	1	1	I	1	I	1		0000
2		15:0	CHBUSY	Ι	Ι	I	Ι	I	I	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	1	CHEDET	CHPRI<1:0>		0000
3130	DCH1ECON	31:16	Ī	I	Ι	-	I	1	I	I			•	<u>U</u>	<0:∠>₹				00FF
		15:0				CHSIRC	RQ<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRGEN	-	1	_	FF00
3170	DCH1INT	31:16	I	Ι	-	I	I	1	I	I	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
5		15:0	I	1	1	I	1	1	1	I	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3150	DCH1SSA	31:16								CHSSA<31:0>	<31:0>							•	0000
3160	DCH1DSA	31:16								CHDSA<31:0>	<31:0>							,	0000
Legend:		unknowr	x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal	eset; — = L	nemeldmin	ted, read as	s '0'. Reset	values are s	shown in he	xadecimal.									

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

Note 1:

© 2017-2019 Microchip Technology Inc.

TABLE	3LE 9-3:	O	IA CHA	NNELS	0-3 RE(	GISTER	MAP (C	DMA CHANNELS 0-3 REGISTER MAP (CONTINUED)	JED)										
ssə		6								Bits	Ş.								S
Virtual Addr (#_8878)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1//1	16/0	Pll Resets
20		31:16	1	1	1	1	1	1	-	1	1	1	Ι	1	1	1	1	1	0000
31 / 0	DCHTSSIZ	15:0								CHSSIZ<15:0>	<15:0>								0000
0.00		31:16	Ι	I	I	I	Ι	I	1	I	I	1	1	I	1	I	I	1	0000
3180	DCHIDSIZ	15:0								CHDSIZ<15:0>	<15:0>								0000
2		31:16	1	1	1	I	1	1	1	I	I	I	1	I	1	I	I	I	0000
3190	או אפו חטט	15:0								CHSPTR<15:0>	<15:0>								0000
0.4	атаанаа	31:16	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι	ı	I	I	-	0000
2140		15:0								CHDPTR<15:0>	<15:0>								0000
0.00	713071130	31:16	I	Ι	Ι	-	Ι	I	-	I	I	Ι	Ι	Ι	-	I	I	-	0000
3160		15:0								CHCSIZ<15:0>	<15:0>								0000
2	araottao	31:16	1	I	I	I	I	1	I	I	I	Ι	I	I	I	I	I	I	0000
31.50	DCHICPIR	15:0								CHCPTR<15:0>	(<15:0>								0000
2		31:16	ı	I	I	I	ı	I	1	ı	ı	Ι	I	I	1	ı	ı	ı	0000
3 DO	DCHIDAI	15:0	1	I	I	I	I	1	1	I				CHPDAT<7:0>	T<7:0>				0000
7.7	NOOCHOO	31:16	I	Ι	Ι	-	Ι	I	-	I	I	Ι	Ι	Ι	-	I	I	-	0000
3 1 5		15:0	CHBUSY	-	Ι	-	1	Ι		CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPRI<1:0>		0000
7	140010100	31:16	Ι	Ι	I	Ι	Ι	Ι	Ι	I				CHAIRQ<7:0>	<0:7>¢				4400
2		15:0				CHSIRQ<7:0>	3<7:0>					CABORT	PATEN	SIRGEN	AIRGEN	_	1	_	PF00
3200	DCH2INIT	31:16	I		Ι	-	1	1	_	I		CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3200		15:0	1	1	Ι	1	1	I	-	Ι	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3210	DCH2SSA	31:16 15:0								CHSSA<31:0>	<31:0>							'	0000
3220	DCH2DSA	31:16								CHDSA<31:0>	<31:0>							•	0000
3230	DCH26SI7	Ÿ	1	I	Ι	I	1	I	1	I	1	I	1	1	1	1	-	-	0000
0520		15:0								CHSSIZ<15:0>	<15:0>								0000
3240	DCH2DQ17	(.)	1	1	1	I	1	1	1	1	1	1	1	1	1	1	_	1	0000
2540		15:0								CHDSIZ<15:0>	<15:0>								0000
3250	DCHOOLETE	` '	1	1	I	-	1	1	-	1	1	I	1	I	1	1	ı		0000
0200		15:0			•	•				CHSPTR<15:0>	<15:0>	•	•	•	•	•	•		0000
3260	DCHOUPTE	• •	1	I	_	Ι	I	Ι	1	I	I	Ι	Ι	Ι	1	I	1	1	0000
0200		15:0			•	•				CHDPTR<15:0>	<15:0>	•	•	•	•	•	•		0000
3270	DCH2CS17	` '	I	I	I	Ι	I	I	1	I	I	1	1	I	1	1	I	1	0000
7 7 7		15:0								CHCSIZ<15:0>	<15:0>								0000
Legend:		nknown	value on R€	eset; — = u	ınimplemen	ited, read a	s '0'. Reset	x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	shown in he.	xadecimal.									

x = unknown value on Reset; — = unimplemente0, read as 0 . Reset values are snown in nexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

Part	TABLE 9-3:	۵	AA CHA	NNELS	0-3 RE	DMA CHANNELS 0-3 REGISTER	MAP (C	MAP (CONTINUED)	UED)										
3416 3014 2813 2812 2711 2610 2569 2418 237 226 2116 2014 1913 1912 1710 1600		ə	Ī				•	•	•	B	ts	•		•	•	•	-		s
Chopman		Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	təsəЯ IIA
1316		31:16		1	1	1	1	1	1	1		1	1	1	1	1	1	1	0000
110	_									CHCPTF	<b>&lt;</b> 415:0>								0000
14.0     1.0		31:16		I	Ι	Ι	I	1	I	Ι	Ι	Ι	I	I	_	I	I		0000
11.0   1.0		15:0	I	I	Ι	Ι	I	1	I	Ι				CHPDA	T<7:0>				0000
14.0   CHBUSY   L.   L.   L.   L.   L.   L.   L.   CHCHNS   CHEN   CHORD   CHCHN   CHCN	l	31:16	I	I	Ι	1	I	1	I	1	I	I	1	1	I	1	I	1	0000
11-16   1-16		15:0		Ι	1	Ι	Ι	Ι	Ι	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	-	CHEDET	CHPRI		0000
150   150			-	Ι	-	-	1	Ι	Ι	-				CHAIR	<0:∠>≿				00FF
11-10   1-10	5					CHSIR	>0:7>€				CFORCE	CABORT	PATEN	SIRGEN	AIRGEN	I	Ι	-	FF00
15.0	Ŀ	31:16	I	Ι	1	Ι	Ι	Ι	Ι	Ι	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE		0000
3116   Seconda Secon	- -	15:0	I	I	Ι	Ι	Ι	1	I	I	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF		0000
31:16	SA	31:16 15:0								CHSSA	<31:0>								0000
31:16   -     -     -       -       -       -       -         -       -         -	SA	31:16								CHDSA	<31:0>								0000
15.0.	SIZ	31:16	1	1	1	1	1	1	1			1	1	1	1	1	1	1	0000
15.0	Ī	0.3.0								CHSSIZ	<0:01>								0000
31:16         — <td>SIZ</td> <td>15:0</td> <td>I</td> <td>1</td> <td>I</td> <td>I</td> <td>1</td> <td>1</td> <td>1</td> <td>CHDSIZ</td> <td></td> <td>I</td> <td>1</td> <td>1</td> <td>I</td> <td>1</td> <td>1</td> <td>1</td> <td>0000</td>	SIZ	15:0	I	1	I	I	1	1	1	CHDSIZ		I	1	1	I	1	1	1	0000
15.0  14.16			I	I	I	I	I	I	I	1	1	I	1	1	ı	1	I		0000
31:16         - <td>ואו</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>CHSPTF</td> <td><b>&lt;15:0&gt;</b></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	ואו									CHSPTF	<b>&lt;15:0&gt;</b>								0000
45.0         CHDPTR<15:0>           31:16         L <t< td=""><td></td><td></td><td>I</td><td>1</td><td>1</td><td>1</td><td>I</td><td>I</td><td>I</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>I</td><td>I</td><td>-</td><td>0000</td></t<>			I	1	1	1	I	I	I	1	1	1	1	1	1	I	I	-	0000
31:16         L <td><math>\leq 1</math></td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>CHDPTF</td> <td><b>&lt;</b>15:0&gt;</td> <td></td> <td></td> <td></td> <td>•</td> <td>•</td> <td></td> <td></td> <td>0000</td>	$\leq 1$	_								CHDPTF	<b>&lt;</b> 15:0>				•	•			0000
15:0         CHCSIZ<15:0>           31:16         - <t< td=""><td>7</td><td>31:16</td><td> </td><td>1</td><td>1</td><td>1</td><td>I</td><td>I</td><td>I</td><td>1</td><td>I</td><td> </td><td>Ι</td><td>I</td><td>I</td><td>I</td><td>I</td><td>I</td><td>0000</td></t<>	7	31:16		1	1	1	I	I	I	1	I		Ι	I	I	I	I	I	0000
31:16         — <td>212</td> <td>15:0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>CHCSIZ</td> <td>&lt;15:0&gt;</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	212	15:0								CHCSIZ	<15:0>								0000
15:0     CHCPTR<15:0>       31:16     -			-	1	Ι	1	I	1	I	Ι	1	Ι	1	1	1	1	1	1	0000
31:16										CHCPTF	<15:0>								0000
15:0 -   -   -   -   -   -   -   -   -   CHPDAT<7:0>		31:16	1	1	1	1	1	1	1	1	-	1	1	1	1	1	1	1	0000
	7	15:0	1	1	1	1	1	1	1	1				CHPDA	.T<7:0>				0000

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

#### REGISTER 9-1: DMACON: DMA CONTROLLER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	_	-		-	_	-	-
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	_	_			_	_	_
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	ON <sup>(1)</sup>	_	_	SUSPEND	DMABUSY	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0		_		_		_		_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** DMA On bit<sup>(1)</sup>

1 = DMA module is enabled 0 = DMA module is disabled bit 14-13 **Unimplemented:** Read as '0'

bit 12 SUSPEND: DMA Suspend bit

1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus

0 = DMA operates normally

bit 11 **DMABUSY:** DMA Module Busy bit

1 = DMA module is active

0 = DMA module is disabled and not actively transferring data

bit 10-0 Unimplemented: Read as '0'

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

#### REGISTER 9-2: DMASTAT: DMA STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
7:0	_	_	_	_	RDWR		DMACH<2:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-4 **Unimplemented:** Read as '0' bit 3 **RDWR:** Read/Write Status bit

1 = Last DMA bus access was a read 0 = Last DMA bus access was a write

bit 2-0 **DMACH<2:0>:** DMA Channel bits

These bits contain the value of the most recent active DMA channel.

#### REGISTER 9-3: DMAADDR: DMA ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31:24				DMAADDF	R<31:24>			
22.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23:16				DMAADDF	?<23:16>			
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				DMAADDI	R<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				DMAADD	R<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 DMAADDR<31:0>: DMA Module Address bits

These bits contain the address of the most recent DMA access.

#### REGISTER 9-4: DCRCCON: DMA CRC CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
31:24	-	_	BYTO	<1:0>	WBO <sup>(1)</sup>	_	-	BITO
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_			PLEN<4:0>		
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0	CRCEN	CRCAPP <sup>(1)</sup>	CRCTYP	_	_	(	CRCCH<2:0>	,

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-28 BYTO<1:0>: CRC Byte Order Selection bits

- 11 = Endian byte swap on half-word boundaries (i.e., source half-word order with reverse source byte order per half-word)
- 10 = Swap half-words on word boundaries (i.e., reverse source half-word order with source byte order per half-word)
- 01 = Endian byte swap on word boundaries (i.e., reverse source byte order)
- 00 = No swapping (i.e., source byte order)
- bit 27 WBO: CRC Write Byte Order Selection bit(1)
  - 1 = Source data is written to the destination re-ordered as defined by BYTO<1:0>
  - 0 = Source data is written to the destination unaltered
- bit 26-25 Unimplemented: Read as '0'
- bit 24 BITO: CRC Bit Order Selection bit

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

- 1 = The IP header checksum is calculated Least Significant bit (LSb) first (i.e., reflected)
- 0 = The IP header checksum is calculated Most Significant bit (MSb) first (i.e., not reflected)

#### When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = The LFSR CRC is calculated Least Significant bit first (i.e., reflected)
- 0 = The LFSR CRC is calculated Most Significant bit first (i.e., not reflected)
- bit 23-13 Unimplemented: Read as '0'
- bit 12-8 **PLEN<4:0>:** Polynomial Length bits

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

These bits are unused.

#### When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

Denotes the length of the polynomial -1.

- bit 7 CRCEN: CRC Enable bit
  - 1 = CRC module is enabled and channel transfers are routed through the CRC module
  - 0 = CRC module is disabled and channel transfers proceed normally
- Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

#### REGISTER 9-4: DCRCCON: DMA CRC CONTROL REGISTER (CONTINUED)

- bit 6 CRCAPP: CRC Append Mode bit<sup>(1)</sup>
  - 1 = The DMA transfers data from the source into the CRC but NOT to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA
  - 0 = The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination
- bit 5 CRCTYP: CRC Type Selection bit
  - 1 = The CRC module will calculate an IP header checksum
  - 0 = The CRC module will calculate a LFSR CRC
- bit 4-3 **Unimplemented:** Read as '0'
- bit 2-0 CRCCH<2:0>: CRC Channel Select bits
  - 111 = Reserved
  - 110 = Reserved
  - 101 = Reserved
  - 100 = Reserved
  - 011 = CRC is assigned to Channel 3
  - 010 = CRC is assigned to Channel 2
  - 001 = CRC is assigned to Channel 1
  - 000 = CRC is assigned to Channel 0

Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

#### REGISTER 9-5: DCRCDATA: DMA CRC DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				DCRCDATA	A<31:24>			
22.46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				DCRCDATA	A<23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				DCRCDAT	A<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_			DCRCDA	TA<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 DCRCDATA<31:0>: CRC Data Register bits

Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return '0' on any read.

When CRCTYP (DCRCCON<15>) =  $\underline{1}$  (CRC module is in IP Header mode):

Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always '0'. Data written to this register is converted and read back in 1's complement form (i.e., current IP header checksum value).

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

Bits greater than PLEN will return '0' on any read.

#### REGISTER 9-6: DCRCXOR: DMA CRCXOR ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				DCRCXOR	<31:24>			
22.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				DCRCXOF	<23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				DCRCXO	R<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				DCRCXO	R<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits

When CRCTYP (DCRCCON<15>) =  $\frac{1}{1}$  (CRC module is in IP Header mode): This register is unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = Enable the XOR input to the Shift register
- 0 = Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

REGISTER 9-7: DCHxCON: DMA CHANNEL 'x' CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	-		-	_	_
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		_	_	-	_	-	_	_
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
15:8	CHBUSY	_	_	_	_	_	_	CHCHNS <sup>(1)</sup>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R/W-0
7:0	CHEN <sup>(2)</sup>	CHAED	CHCHN	CHAEN	_	CHEDET	CHPF	RI<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 CHBUSY: Channel Busy bit

1 = Channel is active or has been enabled

0 = Channel is inactive or has been disabled

bit 14-9 **Unimplemented:** Read as '0'

bit 8 **CHCHNS:** Chain Channel Selection bit<sup>(1)</sup>

1 = Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)

0 = Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)

bit 7 **CHEN:** Channel Enable bit<sup>(2)</sup>

1 = Channel is enabled

0 = Channel is disabled

bit 6 CHAED: Channel Allow Events If Disabled bit

1 = Channel start/abort events will be registered, even if the channel is disabled

0 = Channel start/abort events will be ignored if the channel is disabled

bit CHCHN: Channel Chain Enable bit

1 = Allow channel to be chained

0 = Do not allow channel to be chained

bit 4 CHAEN: Channel Automatic Enable bit

1 = Channel is continuously enabled, and not automatically disabled after a block transfer is complete

0 = Channel is disabled on block transfer complete

bit 3 Unimplemented: Read as '0'

bit 2 CHEDET: Channel Event Detected bit

1 = An event has been detected

0 = No events have been detected

bit 1-0 CHPRI<1:0>: Channel Priority bits

11 = Channel has priority 3 (highest)

10 = Channel has priority 2

01 = Channel has priority 1

00 = Channel has priority 0

Note 1: The chain selection bit takes effect when chaining is enabled (that is, CHCHN = 1).

2: When the channel is suspended by clearing this bit, the user application should poll the CHBUSY bit (if available on the device variant) to see when the channel is suspended, as it may take some clock cycles to complete a current transaction before the channel is suspended.

#### REGISTER 9-8: DCHxECON: DMA CHANNEL 'x' EVENT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
22.46	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
23:16				CHAIRQ<	<7:0> <sup>(1)</sup>			
45.0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
15:8				CHSIRQ<	<7:0> <sup>(1)</sup>			
7.0	S-0	S-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
7:0	CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	-	_

Legend:S = Settable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-16 CHAIRQ<7:0>: Channel Transfer Abort IRQ bits(1)

11111111 = Interrupt 255 will abort any transfers in progress and set CHAIF flag

•

00000001 = Interrupt 1 will abort any transfers in progress and set CHAIF flag 00000000 = Interrupt 0 will abort any transfers in progress and set CHAIF flag

bit 15-8 CHSIRQ<7:0>: Channel Transfer Start IRQ bits(1)

11111111 = Interrupt 255 will initiate a DMA transfer

•

00000001 = Interrupt 1 will initiate a DMA transfer 00000000 = Interrupt 0 will initiate a DMA transfer

**Note:** The DMA does not support Input Capture, I<sup>2</sup>C, Port Change Notification, and CTMU. Use of any of these DMA trigger transfer events could lead to unexpected behavior.

bit 7 CFORCE: DMA Forced Transfer bit

1 = A DMA transfer is forced to begin when this bit is written to a '1'

0 = This bit always reads '0'

bit 6 CABORT: DMA Abort Transfer bit

1 = A DMA transfer is aborted when this bit is written to a '1'

0 = This bit always reads '0'

bit 5 PATEN: Channel Pattern Match Abort Enable bit

1 = Abort transfer and clear CHEN on pattern match

0 = Pattern match is disabled

bit 4 SIRQEN: Channel Start IRQ Enable bit

1 = Start channel cell transfer if an interrupt matching CHSIRQ occurs

0 = Interrupt number CHSIRQ is ignored and does not start a transfer

bit 3 AIRQEN: Channel Abort IRQ Enable bit

1 = Channel transfer is aborted if an interrupt matching CHAIRQ occurs

0 = Interrupt number CHAIRQ is ignored and does not terminate a transfer

bit 2-0 **Unimplemented:** Read as '0'

Note 1: See Table 6-1: "Interrupt IRQ, Vector and Bit Location" for the list of available interrupt IRQ sources.

#### REGISTER 9-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	-	_	_	_	_
00:40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23 CHSDIE: Channel Source Done Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

bit 22 CHSHIE: Channel Source Half Empty Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 21 CHDDIE: Channel Destination Done Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

bit 20 CHDHIE: Channel Destination Half Full Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

bit 19 CHBCIE: Channel Block Transfer Complete Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

bit 18 CHCCIE: Channel Cell Transfer Complete Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

bit 17 CHTAIE: Channel Transfer Abort Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

bit 16 CHERIE: Channel Address Error Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

bit 15-8 **Unimplemented:** Read as '0'

bit 7 CHSDIF: Channel Source Done Interrupt Flag bit

1 = Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)

0 = No interrupt is pending

bit 6 **CHSHIF:** Channel Source Half Empty Interrupt Flag bit

1 = Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)

0 = No interrupt is pending

bit 5 CHDDIF: Channel Destination Done Interrupt Flag bit

1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)

0 = No interrupt is pending

#### REGISTER 9-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER (CONTINUED)

- bit 4 **CHDHIF:** Channel Destination Half Full Interrupt Flag bit
  - 1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)
  - 0 = No interrupt is pending
- bit 3 CHBCIF: Channel Block Transfer Complete Interrupt Flag bit
  - 1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a pattern match event occurs
  - 0 = No interrupt is pending
- bit 2 CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit
  - 1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)
  - 0 = No interrupt is pending
- bit 1 CHTAIF: Channel Transfer Abort Interrupt Flag bit
  - 1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted
  - 0 = No interrupt is pending
- bit 0 CHERIF: Channel Address Error Interrupt Flag bit
  - 1 = A channel address error has been detected (either the source or the destination address is invalid)
  - 0 = No interrupt is pending

#### REGISTER 9-10: DCHxSSA: DMA CHANNEL 'x' SOURCE START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				CHSSA<	31:24>			
00.46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				CHSSA<	23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHSSA<	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		·		CHSSA	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CHSSA<31:0> Channel Source Start Address bits

Channel source start address.

Note: This must be the physical address of the source.

#### REGISTER 9-11: DCHxDSA: DMA CHANNEL 'x' DESTINATION START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				CHDSA<	31:24>			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				CHDSA<	23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHDSA-	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHDSA	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CHDSA<31:0>: Channel Destination Start Address bits

Channel destination start address.

Note: This must be the physical address of the destination.

#### REGISTER 9-12: DCHxSSIZ: DMA CHANNEL 'x' SOURCE SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_		_	_	_
00.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHSSIZ-	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHSSIZ	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSSIZ<15:0>: Channel Source Size bits

111111111111111 = 65,535 byte source size

:

0000000000000001 = 1 byte source size

0000000000000000 = 65,536 byte source size

#### REGISTER 9-13: DCHxDSIZ: DMA CHANNEL 'x' DESTINATION SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	_	_	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6				CHDSIZ	<15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0		•	•	CHDSIZ	<7:0>	•		•

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDSIZ<15:0>: Channel Destination Size bits

1111111111111111 = 65,535 byte destination size

•

0000000000000010 = 2 byte destination size

00000000000000001 = 1 byte destination size

0000000000000000 = 65,536 byte destination size

#### REGISTER 9-14: DCHxSPTR: DMA CHANNEL 'x' SOURCE POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_	_	_	_		_	-
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				CHSPTR	<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				CHSPTF	R<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits

111111111111111 = Points to byte 65,535 of the source

:

0000000000000000 = Points to byte 1 of the source 000000000000000 = Points to byte 0 of the source

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

#### REGISTER 9-15: DCHxDPTR: DMA CHANNEL 'x' DESTINATION POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_		_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_		_	-	_	_	_
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				CHDPTR	<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				CHDPTF	R<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **CHDPTR<15:0>:** Channel Destination Pointer bits

•

000000000000000 = Points to byte 1 of the destination 000000000000000 = Points to byte 0 of the destination

#### REGISTER 9-16: DCHxCSIZ: DMA CHANNEL 'x' CELL-SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHCSIZ	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHCSIZ	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCSIZ<15:0>: Channel Cell Size bits

111111111111111 = 65,535 bytes transferred on an event

•

:

00000000000000010 = 2 bytes transferred on an event

0000000000000001= 1 byte transferred on an event

000000000000000 = 65,536 bytes transferred on an event

#### REGISTER 9-17: DCHxCPTR: DMA CHANNEL 'x' CELL POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_			-			
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_		_	_
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15.6				CHCPTR	<15:8>			
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0		-	-	CHCPTF	R<7:0>	· · · · · · · · · · · · · · · · · · ·	•	-

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

oit 15-0 CHCPTR<15:0>: Channel Cell Progress Pointer bits

11111111111111 = 65,535 bytes have been transferred since the last event

•

0000000000000001 = 1 byte has been transferred since the last event 0000000000000000 = 0 bytes have been transferred since the last event

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

#### REGISTER 9-18: DCHxDAT: DMA CHANNEL 'x' PATTERN DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_	_	_	_	_	_	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8		_	_	_	_	_	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHPDAT	Γ<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 CHPDAT<7:0>: Channel Data Register bits

Pattern Terminate mode:

Data to be matched must be stored in this register to allow a "terminate on match".

All other modes: Unused.

© 2017-2019 Microchip Technology Inc.

NOTES:		

#### 10.0 PREFETCH CACHE

Note:


This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 4. "Prefetch Cache" (DS60001119), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

Prefetch cache increases performance for applications executing out of the cacheable program Flash memory regions by implementing instruction caching, constant data caching and instruction prefetching.

The following are key features of the Prefetch Cache module:

- · 16 fully associative lockable cache lines
- · 16-byte cache lines
- · Up to four cache lines allocated to data
- · Two cache lines with address mask to hold repeated instructions
- · Pseudo LRU replacement policy
- · All cache lines are software writable
- · 16-byte parallel memory fetch
- · Predictive instruction prefetch

A simplified block diagram of the Prefetch Cache module is illustrated in Figure 10-1.



**FIGURE 10-1:** PREFETCH CACHE MODULE BLOCK DIAGRAM

10.1 Control Registers
TABLE 10-1: PREFETCH REGISTER MAP

SS										Bits	s								
Virtual Addre (#_887B)	Register Mame	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	eteseЯ IIA
0007	31:16	31:16	1	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι	Ι	I	1	Ι	Ι	Ι	CHECOH 0000	0000
4000		15:0	I	I	1	I	I	I	DCSZ<1:0>	<1:0>	I	I	PREFEN<1:0>	V<1:0>	I	PF	PFMWS<2:0>		0007
4040	31:16	31:16	CHEWEN	I	I	I	1	1	I	Ι	Ι	I	Ι	1	1	1	Ι	1	0000
0.04		15:0	Ι	Ι	Ι	I	Ι	ı	I	-	I	I	1	I		CHEIDX<3:0>	<3:0>	J	0.0x
0007	(1) (1)	31:16	LTAGBOOT	I	1	I	I	I	I	I			1	LTAG<23:16>	:3:16>			^	0xxx
	256170	15:0						LTAG<15:4>	5:4>						LVALID	LLOCK	LTYPE	1	xxx2
7007	31:16	31:16	I	I	1	I	1	I	ı	I	Ι	ı	I	I	I	1	I		0000
4030	NO LIE	15:0					LM,	LMASK<15:5>						Ι	I	I	Ι		XXXX
4040	CHEWO	31:16 15:0								CHEW0<31:0>	<31:0>							n į K	XXXX
4050	CHEW1	31:16 15:0								CHEW1<31:0>	<31:0>							n i ñ	XXXX
4060	CHEW2	31:16 15:0								CHEW2<31:0>	<31:0>							n į ř	XXXX
4070	CHEW3	31:16								CHEW3<31:0>	<31:0>							n I A	XXXX
4080	CHELRU	31:16	I	1	1	1	1	1	1	CHELRU<15:0>	<15:0>		ᆼ	CHELRU<24:16>	A				0000
4090	CHEHIT	31:16								CHEHIT<31:0>	<31:0>							0 1 4	XXXX
40A0	CHEMIS	31:16								CHEMIS<31:0>	<31:0>							n i ñ	XXXX
40C0	CHEPFABT	31:16								CHEPFABT<31:0>	T<31:0>							n I A	XXXX
Legend:		nknown	x = unknown value on Reset, — = unimplemented, read	set, — = ur	ıimplement <sub>t</sub>	ed, read as	as '0'. Reset values are shown in hexadecimal.	alues are s	hown in he.	xadecimal.								4	Ī

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section12.2 "CLR, SET and INV Registers" for more information. ÷ Note

#### REGISTER 10-1: **CHECON: CACHE CONTROL REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
23.10	_	_	_	-	_	_	_	CHECOH
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	_	_	_	_	_	_	DCSZ	<b>′</b> <1:0>
7.0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
7:0	_	_	PREFE	N<1:0>	_	PFMWS<2:0>		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-17 Unimplemented: Write '0'; ignore read

bit 16 CHECOH: Cache Coherency Setting on a PFM Program Cycle bit

1 = Invalidate all data and instruction lines

0 = Invalidate all data lnes and instruction lines that are not locked

bit 15-10 Unimplemented: Write '0'; ignore read

bit 9-8 DCSZ<1:0>: Data Cache Size in Lines bits

11 = Enable data caching with a size of 4 Lines

10 = Enable data caching with a size of 2 Lines

01 = Enable data caching with a size of 1 Line

00 = Disable data caching

Changing these bits induce all lines to be reinitialized to the "invalid" state.

bit 7-6 Unimplemented: Write '0'; ignore read

bit 5-4 PREFEN<1:0>: Predictive Prefetch Enable bits

11 = Enable predictive prefetch for both cacheable and non-cacheable regions

10 = Enable predictive prefetch for non-cacheable regions only

01 = Enable predictive prefetch for cacheable regions only

00 = Disable predictive prefetch

bit 3 Unimplemented: Write '0'; ignore read

bit 2-0 PFMWS<2:0>: PFM Access Time Defined in Terms of SYSLK Wait States bits

111 = Seven wait states

110 = Six wait states

101 = Five wait states

100 = Four wait states

011 = Three wait states

010 = Two wait states

001 = One wait state

000 = Zero wait state

Note: For the **PFMWS** bit, the following minimum program Flash memory wait states are required:

'0' wait states is required for 0-18 MHz operation

'1' wait states is required for 0-36 MHz operation

'2' wait states is required for 0-54 MHz operation

'3' wait states is required for 0-72 MHz operation

### REGISTER 10-2: CHEACC: CACHE ACCESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	CHEWEN	_	_	_	_	_	_	_	
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	_	_	_	_	-	_	_	_	
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
13.6	-	_	_	_	-	-		-	
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	_	_	_	_	CHEIDX<3:0>				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 **CHEWEN:** Cache Access Enable bits for registers CHETAG, CHEMSK, CHEW0, CHEW1, CHEW2, and CHEW3

1 = The cache line selected by CHEIDX<3:0> is writeable

0 = The cache line selected by CHEIDX<3:0> is not writeable

bit 30-4 **Unimplemented:** Write '0'; ignore read bit 3-0 **CHEIDX<3:0>:** Cache Line Index bits

The value selects the cache line for reading or writing.

### **REGISTER 10-3: CHETAG: CACHE TAG REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	LTAGBOOT	_	_	_	_	_	_	_		
23:16	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23.10	LTAG<19:12>									
15:8	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
13.6	LTAG<11:4>									
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-0	R/W-0	R/W-1	U-0		
7:0		LTAG<	<3:0>		LVALID	LLOCK	LTYPE	_		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 LTAGBOOT: Line TAG Address Boot bit

1 = The line is in the 0x1D000000 (physical) area of memory

0 = The line is in the 0x1FC00000 (physical) area of memory

bit 30-24 Unimplemented: Write '0'; ignore read

bit 23-4 LTAG<19:0>: Line TAG Address bits

LTAG<19:0> bits are compared against physical address to determine a hit. Because its address range and position of PFM in kernel space and user space, the LTAG PFM address is identical for virtual addresses, (system) physical addresses, and PFM physical addresses.

bit 3 LVALID: Line Valid bit

1 = The line is valid and is compared to the physical address for hit detection

0 = The line is not valid and is not compared to the physical address for hit detection

bit 2 LLOCK: Line Lock bit

1 = The line is locked and will not be replaced

0 = The line is not locked and can be replaced

bit 1 LTYPE: Line Type bit

1 = The line caches instruction words

0 = The line caches data words

bit 0 Unimplemented: Write '0'; ignore read

### REGISTER 10-4: CHEMSK: CACHE TAG MASK REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	_		_	_	-	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.8				LMASK<	<10:3>			
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
7:0	l	LMASK<2:0>		_				_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Write '0'; ignore read

bit 15-5 LMASK<10:0>: Line Mask bits

- 1 = Enables mask logic to force a match on the corresponding bit position in the LTAG<19:0> bits (CHETAG<23:4>) and the physical address.
- 0 = Only writeable for values of CHEIDX<3:0> bits (CHEACC<3:0>) equal to 0x0A and 0x0B. Disables mask logic.

bit 4-0 Unimplemented: Write '0'; ignore read

### REGISTER 10-5: CHEW0: CACHE WORD 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31.24		1/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 24/16/8/0								
22,16	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16	CHEW0<23:16>									
15.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8				CHEW0	<15:8>					
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
7:0				CHEW0	<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **CHEW0<31:0>:** Word 0 of the cache line selected by the CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

**REGISTER 10-6: CHEW1: CACHE WORD 1** 

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24										
22,16	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16	CHEW1<23:16>									
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8				CHEW1	<15:8>					
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
7:0				CHEW1	<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **CHEW1<31:0>:** Word 1 of the cache line selected by the CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

### REGISTER 10-7: CHEW2: CACHE WORD 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24	CHEW2<31:24>									
22,16	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16	CHEW2<23:16>									
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8				CHEW2	<15:8>					
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
7:0				CHEW2	<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **CHEW2<31:0>:** Word 2 of the cache line selected by the CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

REGISTER 10-8: CHEW3: CACHE WORD 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24			4/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 24/16/8/0  R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x  CHEW3<31:24>  R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x  CHEW3<23:16>  R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x  CHEW3<15:8>							
22.46	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16	CHEW3<23:16>									
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8	CHEW3<15:8>									
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
7:0				CHEW3	i<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **CHEW3<31:0>:** Word 3 of the cache line selected by the CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

Note: This register is a window into the cache data array and is readable only if the device is not code-protected.

### REGISTER 10-9: CHELRU: CACHE LRU REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	
31.24	_	_	_	_	_	_	_	CHELRU<24>	
23:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
23.10				CHELRI	J<23:16>				
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
15:8	CHELRU<15:8>								
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
7:0				CHELF	RU<7:0>				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-25  $\,$  Unimplemented: Write '0'; ignore read

bit 24-0 CHELRU<24:0>: Cache Least Recently Used State Encoding bits

Indicates the pseudo-LRU state of the cache.

### REGISTER 10-10: CHEHIT: CACHE HIT STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24	CHEHIT<31:24>           R/W-x         R/W-x         R/W-x         R/W-x         R/W-x         R/W-x         R/W-x									
22,16	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16	CHEHIT<23:16>									
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15.8	15:8 CHEHIT<15:8>									
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
7:0				CHEHIT	<7:0>					

### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-0 CHEHIT<31:0>: Cache Hit Count bits

Incremented each time the processor issues an instruction fetch or load that hits the prefetch cache from a cacheable region. Non-cacheable accesses do not modify this value.

### **REGISTER 10-11: CHEMIS: CACHE MISS STATISTICS REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31.24				CHEMIS<	31:24>					
23:16	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23.10	CHEMIS<23:16>									
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8	CHEMIS<15:8>									
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
7:0				CHEMIS	S<7:0>					

### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-0 CHEMIS<31:0>: Cache Miss Count bits

Incremented each time the processor issues an instruction fetch from a cacheable region that misses the prefetch cache. Non-cacheable accesses do not modify this value.

### REGISTER 10-12: CHEPFABT: PREFETCH CACHE ABORT STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31.24				CHEPFAB	Γ<31:24>					
22.46	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16	CHEPFABT<23:16>									
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8	CHEPFABT<15:8>									
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
7:0				CHEPFAE	3T<7:0>					

### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-0 CHEPFABT<31:0>: Prefab Abort Count bits

Incremented each time an automatic prefetch cache is aborted due to a non-sequential instruction fetch, load or store.

### 11.0 USB ON-THE-GO (OTG)

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 27. "USB On-The-Go (OTG)"** (DS60001126), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, Full-Speed device or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCl or OHCl controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32 USB OTG module is presented in Figure 11-1.

The clock generator provides the 48 MHz clock required for USB Full-Speed and Low-Speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.

The PIC32 USB OTG module includes the following features:

- · USB Full-Speed support for host and device
- · Low-speed host support
- · USB OTG support
- · Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- · Integrated USB transceiver
- · Transaction handshaking performed by hardware
- · Endpoint buffering anywhere in system RAM
- · Integrated DMA to access system RAM and Flash

Note:

The implementation and use of the USB specifications, as well as other third party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc., also referred to as USB-IF (www.usb.org). The user is fully responsible for investigating and satisfying any applicable licensing obligations.




TABLE 11-1: USB REGISTER MAP **USB Control Registers** 

1868   23/7   2266   21/5   2004   19/3   18/2   17/1   16/0			-	- - -	-	-	_					Bits	ts [							s1
TIMSECIF   LSTATEIF   ACTVIF   SESVDIF   SESENDIF   — — — — — — — — — — — — — — — — — —	한 교육	31/15 30/14 29/13 28/12 27/11	30/14 29/13 28/12 27/11	29/13 28/12 27/11	28/12 27/11	27/11		26	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	təsəЯ IIA
T1MSECIE         LSTATEIE         ACTVIF         SESVDIF         SESENDIF         —         ACDVID           11MSECIE         LSTATEIE         ACTVIE         SESVDIC         —         —         —           11MSECIE         LSTATEIE         ACTVIE         SESVDIC         —         —         —           11MSECIE         LSTATE         —         —         —         —         —         —           11MSCIE         LSTATE         —         —         —         —         —         —         —           11MSCIE         —	31:16 — — — — — — —	31:16	1	1	1	1	I		ı	I	1	1	I	I	I	I	I	I	I	0000
LYMSECIE         LSTATEIE         ACTVIE         SESVDIE         SESENDIE         —         PBUSVDIE           1	15:0 — — — — — — — — — — — — — — — — — — —	15:0		1	-		-		1	1	1	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF	0000
T1MSECIE   LSTATEIE   ACTVIE   SESVDIE   SESENDIE   — NBUSVDIE   NBUSCHG   NBUSVDIE   — — — — — — — — — NBUSVDIE   NBUSVDIE   — NBUSVDIE   — — — — — — NBUSVDIE   NBUSVDIE   — — — — — — — — — — — — — — — — — —	31:16 — — — — — — — — — — — — — — — — — — —	31:16 — — — — —	1 1	1		1	_		I	Ι	-	Ι	Ι	I	-	Ι	-	_	I	0000
—         —         —         —         —           —         LSTATE         —         SESVD         SESEND         —         VBUSVD           —         —         —         —         —         VBUSVD           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           ATTACHIF         RESUMEIF         IDLEIF         TRNIF         SOFIF         DETACHIF           BMXEF         DMAEF         BTOEF         DFN8EF         CRC5EF         PIDEF           BMXEF         DMAEF         BTOEF         DFN8EF         POFFE         POFFE           —         —         —         —         —         —           FNDDT         —         —		15:0			1	-	1		1	1	1	IDIE	T1MSECIE		ACTVIE	SESVDIE	SESENDIE	1	VBUSVDIE	0000
—         LSTATE         —         SESVD         SESEND         —         VBUSVD           —	-   -   -   -   -   -   -   -	31:16 — — — — — —				1	_		1	1	1	_	I	-	_	I	_	_	-	0000
MPULUP         DPPULDWN         DMPULDWN         VBUSON         OTGEN         VBUSCHG         VBUSDIS           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           ATTACHIE         RESUMEIF         IDLEIF         TRNIF         SOFIF         URSTIF           BMXEF         DMAEF         BTOEF         DFNBE         CRC5EF         DFACHIE           BMXEF         DMAEF         BTOEF         DFNBE         CRC5EF         DFDE           BMXEF         DMAEF         BTOEF         DFNBE         CRC5EF         DFDE           —         —         —         —         —         —           FNDF         CRC16EF         BOFE         DFDE         — <t< td=""><td></td><td></td><td></td><td></td><td>1</td><td>1</td><td>1</td><td></td><td>1</td><td>1</td><td>I</td><td>ID</td><td>I</td><td>LSTATE</td><td>-</td><td>SESVD</td><td>SESEND</td><td>1</td><td>VBUSVD</td><td>0000</td></t<>					1	1	1		1	1	I	ID	I	LSTATE	-	SESVD	SESEND	1	VBUSVD	0000
DMPULLUP DPPULLDWN DMPULLDWN DMPULLDWN DMPULLDWN VBUSON         OTGEN         VBUSCHG         VBUSCHG         VBUSDN           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           —         —         —         —         —         —           ATTACHIE         RESUMEIE         IDLEIE         TRNIE         SOFIE         UERRIE         DETACHIE           BMXEF         DMAEF         BTOEF         CRC16EF         EOFE         PIDEF           —         —         —         —         —         —           BMXEF         DMAEF         BTOEF         DFNBE         CRC16EF         EOFE         PIDEF           —         —         —         —         —         —         —           ENDTARES         BTOEF         DFNBE         CRC16EF         EOFE         POFE           —         —         —         — </td <td>31:16 — — — — — — — — — — — — — — — — — — —</td> <td>31:16 — — — — — —</td> <td></td> <td></td> <td>1</td> <td>1</td> <td>1</td> <td></td> <td>1</td> <td>I</td> <td>I</td> <td>1</td> <td>Ι</td> <td>1</td> <td>_</td> <td>1</td> <td>_</td> <td>-</td> <td>1</td> <td>0000</td>	31:16 — — — — — — — — — — — — — — — — — — —	31:16 — — — — — —			1	1	1		1	I	I	1	Ι	1	_	1	_	-	1	0000
—         —		15:0	1 1	 	1	1	1		1	I	I	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN		OTGEN	VBUSCHG	VBUSDIS	0000
—         USLPGRD         USBBUSY         —         USUSPEND         USBPWR           —         —         —         —         —         —           —         —         —         —         —         —           ATTACHIE         RESUMEIE         IDLEIE         TRNIE         SOFIE         UERRIE         DETACHIE           ATTACHIE         RESUMEIE         IDLEIE         TRNIE         SOFIE         UERRIE         DETACHIE           BMXEF         DMAEF         BTOEF         DFN8EF         CRC5EF         DETACHIE         DISTACHIE           BMXEF         DMAEF         BTOEF         DFN8EF         CRC5EF         DIDEF         PIDEF           BMXEF         DMAEE         BTOEF         CRC5EF         DEF         PIDEF         PIDEF           BMXEF         DMAEE         BTOEF         DFN8E         CRC5EF         DEF         PIDEF           BMXEF         DMAEE         BTOEF         DFN8E         CRC5EF         PIDEF         PIDEF           BMXEF         DMAEE         BTOEF         DFN8E         CRC16EF         BOFER         PIDEF           BMXEF         DMAEE         DMAEE         DFN8E         DFN8E         PIDEF	31:16 —   —   —   —   —	31:16 —   —   —   —	1 1	 	-	1	Ι		I	I	-	_		1	_	1	_	_	I	0000
ATTACHIF RESUMEIF   IDLEIF   TRNIF   SOFIF   UERRIF   DETACHIF	15:0 — — — — — — — — — — — — — — — — — — —	15:0			1	1	1		1	1	— ا	JACTPND <sup>(4)</sup>		1	USLPGRD	USBBUSY	_	USUSPEND	USBPWR	0000
ATTACHIF RESUMEIF   IDLEIF   TRNIF   SOFIF   UERRIF   DETACHIF	31:16 — — — — —	31:16 — — — — —		 	1	1	1		1	1	1	I	I	I	1	Ι	I	_	I	0000
ATTACHIE   RESUMEIE   IDLEIE   TRNIE   SOFIE   UERRIE   URSTIE   DINAEF   DETACHIE	U1IR <sup>(2)</sup> 15:0 — — — — — —	16:0			1	1	I		I	I	I	STALLIF	ATTACHIF		IDLEIF	TRNIF	SOFIF	UERRIF -	URSTIF DETACHIF	0000
ATTACHIE   RESUMEIE   IDLEIE   TRNIE   SOFIE   UERRIE   URSTIE   DETACHIE   DETACHIE	31:16 — — — — —	31:16 — — — — —	1	1	1	1	Ι		1	1	1	_	1	-	_	1	_	-	1	0000
	U1IE 15:0 — — — — — —	15:0				l	I		I	I	I	STALLIE	ATTACHIE		IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE	0000
BMXEF         DMAEF         BTOEF         DFN8EF         CRC16EF         CRC5EF         PIDEF                    BMXEE         DMAEE         BTOEE         DFN8EE         CRC5EE         PIDEF                  ENDPT               ENDPT               BATDIS         USBRST         HOSTEN         RESUME         PPBRST           INCENION         INCENION         INCENION         INCENION           INCENION         INCENION<	31:16	31:16 — — — — —			-		1		1	1	1	_	1	1	_	ı	1	_	1	0000
	U1EIR <sup>(2)</sup>   15:0   -   -   -   -	15:0 — — — — —		_ 			I		I	I	Ι	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF EOFEF	PIDEF	0000
BMXEE         DMAEE         BTOEE         DFN8EE         CRC16EE         CRC5EE         PIDEE                    FENDT-3:0>                 SEO         PKTDIS         USBRST         HOSTEN         RESUME         PPBRST         SOFEN                             N                 N                 N                 N                  N                  N                  N <td>31:16 — — — — — —</td> <td>31:16 — — — — — —</td> <td></td> <td>       </td> <td>     </td> <td>1</td> <td>_</td> <td></td> <td>1</td> <td>1</td> <td>1</td> <td>_</td> <td>I</td> <td>1</td> <td>_</td> <td>I</td> <td>_</td> <td></td> <td>1</td> <td>0000</td>	31:16 — — — — — —	31:16 — — — — — —				1	_		1	1	1	_	I	1	_	I	_		1	0000
SEO         PKTDIS         USBRST         HOSTEN         PPBIS         —         —         —           -         -         -         -         -         -         -         -           SEO         PKTDIS         USBRST         HOSTEN         RESUME         PPBRST         USBEN           -         -         -         -         -         -         -           -         -         -         -         -         -         -           -         -         -         -         -         -         -           DEVADDR         -         -         -         -         -         -           BDTPTRL         -         -         -         -         -         -	U1EIE 15:0 — — — — — — —	15:0	 	  -  -		1	I		1	I	Ι	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE EOFEE	PIDEE	0000
ENDPT<3:0>         DIR         PPBI         —         —           SE0         PKTDIS TOKBUSY         USBRST HOSTEN         HOSTEN         RESUME         PPBRST SOFEN           —         —         —         —         —           —         —         —         —         —           DEVADDR<6:0>         —         —         —         —           BDTPTRL<15:9>         —         —         —         —	31:16 — — — — 31:16	31:16 — — — — —		1		1	1		I	1	1	I	I	1	1	I	I	_	I	0000
SEO         PKTDIS TOKBUSY         USBRST HOSTEN         HOSTEN         RESUME FORM         PPBRST SOFEN                         DEVADDR<66:0>              BDTPTRL<15:9>	15:0 — — — — — — — — — — — — — — — — — — —	15:0				1	1		1	1	1		ENDF	'T<3:0>		DIR	PPBI	_	1	0000
SEO         PKTDIS TOKBUSY         USBRST         HOSTEN         RESUME         PPBRST         USBEN           -         -         -         -         -         -         -         -           -         -         -         -         -         -         -         -           -         -         -         -         -         -         -         -           BDTPTRL<15:9>         -         -         -         -         -         -	31:16 — — — — — —	31:16 —			1	1	1		1	1	1	_	I	-	_	1	1	_	1	0000
DEVADDR<6:0>       BDTPTRL<15:9>	U1CON 15:0 — — — — — —	15:0 — — — — —				_	1		-	1	Ι	JSTATE	SE0	PKTDIS TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	USBEN	0000
DEVADDR<6:0>           - <t< td=""><td>31:16</td><td>31:16 — — — — —</td><td>1 1</td><td>1</td><td>1</td><td>- -</td><td>I</td><td></td><td>I</td><td>Ι</td><td>Ι</td><td>Ι</td><td>Ι</td><td>1</td><td>_</td><td>Ι</td><td>1</td><td>_</td><td>I</td><td>0000</td></t<>	31:16	31:16 — — — — —	1 1	1	1	- -	I		I	Ι	Ι	Ι	Ι	1	_	Ι	1	_	I	0000
1 1	15:0 — — — — — — — —	15:0 -   -   -   -			1	-	_		1	1	1	LSPDEN			DE	VADDR<6:(	<(			0000
1	31:16 — — — — — — —	31:16 — — — — —			1	-	1		1	1	1	1	-	1	1	1	1	1	1	0000
	15:0	15:0			1	1	1		1	1	1			.DB	TPTRL<15:9>				1	0000

 $_{
m x}$  = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8, and 0xC respectively. See 12.2 "CLR, SET and INV Registers" for more information. Legend: Note 1:

This register does not have associated SET and INV registers. This register does not have associated CLR, SET and INV registers. Reset value for this bit is undefined. ყ ფ 4

<b>TABLE</b>	LE 11-1:	USB	REGIS	<b>USB REGISTER MAP (CONTINU</b>	AAP (C	ONTIL	(OED)												
ssə		(									Bits	γ							s
vittual Addr (#_8878)	Register <sup>(1)</sup> ems <b>N</b>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1/11	16/0	stəsəЯ IIA
C	14 17 18 (3)	31:16	1	I	I	I	I	I	1	1	I	I	1	1	I	I	1	I	0000
2280	O FRIME'S	15:0	I	Ι	I	I	I	I	I	1				FRML<7:0>	7:0>				0000
000	114 F D B 4 H (3)	31:16	1	Ι	I	Ι	-	_	ı	ı	Ι	Ι	Ι	Ι	Ι	Ι	_	-	0000
0670		15:0	1	I	Ι	Ι	-	-	I	1	I	Ι	Ι	Ι	Ι		FRMH<2:0>		0000
0 4 0 4	YOT	31:16	1	Ι	I	Ι	-	-	1	I	Ι	Ι	Ι	Ι	Ι	Ι	_	-	0000
22AU	Y 0 = 0	15:0	1	I	I	I	Ι	1	1	1	Ť	PID	PID<3:0>			EP	EP<3:0>		0000
0		31:16	1	1	1	1	1	1	1	1	I	ı	1	1	1	I	I	1	0000
2260	10810	15:0	1	ı	I	I	-	I	ı	1				CNT<7:0>	<b>.</b> :0>				0000
(		31:16	1	I	I	I	I	I	1	1	I	I	I	1	I	I	I	1	0000
2200	UIBUIP2	15:0	1	I	I	I	I	I	1	1				BDTPTRH<7:0>	4<7:0>				0000
Ç		31:16	1	I	I	I	I	I	1	1	I	I	I	1	I	I	I	1	0000
2200	UIBUIRS	15:0	1	1	1	1	I	ı	1	1				BDTPTRU<7:0>	/<2:7>				0000
L		31:16	1	ı	I	I	-	I	ı	1	I	1	I	1	ı	I	1	_	0000
2ZEU	0 I C N L	15:0	1	1	I	I	Ι	1	1	1	UTEYE	NOEMON	I	USBSIDL	1	I	1	UASUSPND	0001
Ç	- - -	31:16	1	I	I	I	Ι	1	1	1	I	Ι	I	Ι	I	I	_	1	0000
ററടേ	OIEFO	15:0	-	-	1	-	_	-	-	-	LSPD	RETRYDIS	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
0.40	140	31:16	1	Ι	Ι	Ι	Ι	Ι	1	I	Ι	Ι	Ι	1	Ι	Ι	_	I	0000
01.00		15:0	-	1	1	1	-		1	1	1	-	1	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5320	111500	31:16	1	1	Ι	1	_	-	-	1	I	-	Ι		Ι	Ι	_	_	0000
0250	OIEFZ	15:0	1	1	1	I	Ι	1	-	1	1	1	1	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
6220	11	31:16	1	1	I	I	1	1	1	1	1	1	Ι	1	Ι	I		ı	0000
0000	5130	15:0	-	1	1	1	_	-	1	1	-	-	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5340	111ED4	31:16	1	1	1	1	Ι	1	1	1	I	1	1	1	1	1	_	_	0000
2	1	15:0	1	I	I	I	Ι	I	1	1	Ι	1	Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5350	ITEDS	31:16	1	I	I	Ι	Ι	I	I	1	I	Ι	Ι	1	1	I	1	_	0000
		15:0	1	I	I	I	Ι	I	1	1	Ι	1	Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5360	111	31:16	1	1	1	-	1	1	1	1	_	1	Ι	1	Ι	I	1	_	0000
0000	0.510	15:0	1	1	1	I	Ι	1	1	1	1	1	1	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5370	11107	31:16	1	I	I	-	-	I	1	1	_	1	Ι	1	I	I		_	0000
		15:0	1	1	I	I	I	I	1	1	I	Ι	1	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5380	11108	31:16	-	Ι	1	Ι	Ι		1	1		1	Ι	1		Ι	_	_	0000
		15:0	1	I	I	I	I	I	1	1	I	I	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
Legend:		lown val	ue on Re	set; — = r	ınimplem	ented, rea	$_{ m X}$ = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal	eset value	s are sho	wn in hex	adecimal.								
Note	1: With the	excepti	on of thos	e noted, ε	all registe	rs in this t	able (exce	ot as note	ျ) have င	orrespond	ing CLR, S	ET and INV	registers at	With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8, and 0xC respectively.	dress, plus a	n offset of 0	)x4, 0x8, and	0xC respecti	vely.
	See 12.7	CLR,	SET and	See 12.2 "CLR, SET and INV Registers" for more information	ters" for	more into	rmation.												

DS60001404D-page 120

Downloaded from Arrow.com.

© 2017-2019 Microchip Technology Inc.

This register does not have associated SET and INV registers. This register does not have associated CLR, SET and INV registers. Reset value for this bit is undefined.

ყ ფ 4

•	stəsəЯ IIA	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	
	16/0	1	EPHSHK	Ι	EPHSHK	I	EPHSHK	Ι	EPHSHK	I	EPHSHK	I	EPHSHK	I	EPHSHK	
	17/1	1	EPSTALL	I	EPSTALL	I	EPSTALL	I	EPSTALL	ı	EPSTALL	I	EPSTALL	I	EPSTALL	
	18/2	-	EPTXEN	I	EPTXEN	I	EPTXEN	-	EPTXEN	_	EPTXEN	_	EPTXEN	_	EPTXEN	
	19/3	1	EPRXEN	I	EPRXEN	I	EPRXEN	Ι	EPRXEN	Ι	EPRXEN	1	EPRXEN	Ι	EPRXEN	
	20/4	I	EPCONDIS	1	EPCONDIS	1	EPCONDIS	1	EPCONDIS	ı	EPCONDIS	Ι	EPCONDIS	1	EPCONDIS	
	21/5	1	Ι	Ι	Ι	Ι	Ι	1	1	Ι	1	Ι	Ι	Ι	_	
Ŋ	22/6	_	I	I	I	I	_	_	_	_	_	-	_	_	_	
Bits	23/7	_	1	-	1	1	_	_	_	-	_	-	_	_	_	x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.
	24/8	-	I	I	I	I	-	-	-	_	-	-	_	-	_	h ui uwo
	25/9	1	1	1	1	1	-	_	_	_	_	1	Ι	1	Ι	ies are sh
	26/10	1	1	I	1	I	-	Ι	Ι	_	Ι	-	-	-	-	Reset valu
	27/11	_	I	1	I	I	_	_	_	_	_	1	_	-	_	1,0,spp
	28/12	_	I	I	I	I	_	_	_	_	_	_	_	—	_	ented, rea
	29/13	_	1	I	1	1	_	_	_	—	_	_	—	—	—	unimplem
	30/14	1	1	I	1	1	I	I	I	Ι	I	I	Ι	I	Ι	eset; — =
	31/15	1	I	1	I	I	_	_	_	_	_	_	_	_	_	alue on R
,	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	sv nwor
	Register Name <sup>(1)</sup>	7	) 			1		1145042	מו שו	140040	2 1 2	140044	1 1 1 1		5 7 5	
	Virtual Addr (#_8878)	000	0850	0 4 0	23AU	0000	0000	2000	0000	0003	0000		0356	0.10	0100	Legend:

With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8, and 0xC respectively. See 12.2 "CLR, SET and INV Registers" for more information.

This register does not have associated SET and INV registers. This register does not have associated CLR, SET and INV registers. Reset value for this bit is undefined. <u>ოფ</u>

**USB REGISTER MAP (CONTINUED)** 

**TABLE 11-1**:

#### REGISTER 11-1: U10TGIR: USB OTG INTERRUPT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_		-	_	-	_	-	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7.0	R/WC-0, HS	U-0	R/WC-0, HS					
7:0	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF

Legend:WC = Write '1' to clearHS = Hardware Settable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 IDIF: ID State Change Indicator bit

1 = A change in the ID state was detected

0 = No change in the ID state was detected

bit 6 T1MSECIF: 1 Millisecond Timer bit

1 = 1 millisecond timer has expired0 = 1 millisecond timer has not expired

bit 5 LSTATEIF: Line State Stable Indicator bit

1 = USB line state has been stable for 1 ms, but different from last time

0 = USB line state has not been stable for 1 ms

bit 4 ACTVIF: Bus Activity Indicator bit

1 = Activity on the D+, D-, ID or VBUS pins has caused the device to wake-up

0 = Activity has not been detected

bit 3 SESVDIF: Session Valid Change Indicator bit

1 = VBUS voltage has dropped below the session end level

0 = VBUS voltage has not dropped below the session end level

bit 2 SESENDIF: B-Device VBUS Change Indicator bit

1 = A change on the session end input was detected

0 = No change on the session end input was detected

bit 1 Unimplemented: Read as '0'

bit 0 VBUSVDIF: A-Device VBUS Change Indicator bit

1 = A change on the session valid input was detected

0 = No change on the session valid input was detected

#### REGISTER 11-2: U10TGIE: USB OTG INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-		-	-	-	-	_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
7:0	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 **IDIE:** ID Interrupt Enable bit

1 = ID interrupt is enabled0 = ID interrupt is disabled

bit 6 T1MSECIE: 1 Millisecond Timer Interrupt Enable bit

1 = 1 millisecond timer interrupt is enabled0 = 1 millisecond timer interrupt is disabled

bit 5 LSTATEIE: Line State Interrupt Enable bit

1 = Line state interrupt is enabled0 = Line state interrupt is disabled

bit 4 ACTVIE: Bus Activity Interrupt Enable bit

1 = Activity interrupt is enabled

0 = Activity interrupt is disabled

bit 3 SESVDIE: Session Valid Interrupt Enable bit

1 = Session valid interrupt is enabled

0 = Session valid interrupt is disabled

bit 2 **SESENDIE:** B-Device Session End Interrupt Enable bit

1 = B-Device session end interrupt is enabled

0 = B-Device session end interrupt is disabled

bit 1 Unimplemented: Read as '0'

bit 0 VBUSVDIE: A-Device VBUS Valid Interrupt Enable bit

1 = A-Device VBUS valid interrupt is enabled

0 = A-Device VBUS valid interrupt is disabled

#### REGISTER 11-3: U10TGSTAT: USB OTG STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	_	1	-	-	-	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	-	_	_	_	_	_	_
7:0	R-0	U-0	R-0	U-0	R-0	R-0	U-0	R-0
7.0	ID	_	LSTATE	_	SESVD	SESEND	_	VBUSVD

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 ID: ID Pin State Indicator bit

1 = No cable is attached or a "type B" cable has been inserted into the USB receptacle

0 = A "type A" OTG cable has been inserted into the USB receptacle

bit 6 Unimplemented: Read as '0'

bit 5 LSTATE: Line State Stable Indicator bit

1 = USB line state (SE0 (U1CON<6>) bit and JSTATE (U1CON<7>)) bit has been stable for previous 1 ms

0 = USB line state (SE0 and JSTATE) has not been stable for previous 1 ms

bit 4 Unimplemented: Read as '0'

bit 3 SESVD: Session Valid Indicator bit

1 = VBUS voltage is above Session Valid on the A or B device

0 = VBUS voltage is below Session Valid on the A or B device

bit 2 SESEND: B-Device Session End Indicator bit

1 = VBUS voltage is below Session Valid on the B device

0 = VBUS voltage is above Session Valid on the B device

bit 1 Unimplemented: Read as '0'

bit 0 VBUSVD: A-Device VBUS Valid Indicator bit

1 = VBUS voltage is above Session Valid on the A device

0 = VBUS voltage is below Session Valid on the A device

### REGISTER 11-4: U10TGCON: USB OTG CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		-	_		-		-	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		-	_		-		-	
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	-	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 DPPULUP: D+ Pull-Up Enable bit

1 = D+ data line pull-up resistor is enabled0 = D+ data line pull-up resistor is disabled

bit 6 DMPULUP: D- Pull-Up Enable bit

1 = D- data line pull-up resistor is enabled0 = D- data line pull-up resistor is disabled

bit 5 DPPULDWN: D+ Pull-Down Enable bit

1 = D+ data line pull-down resistor is enabled0 = D+ data line pull-down resistor is disabled

bit 4 DMPULDWN: D- Pull-Down Enable bit

1 = D- data line pull-down resistor is enabled0 = D- data line pull-down resistor is disabled

bit 3 VBUSON: VBUS Power-on bit

1 = VBUS line is powered

0 = VBUS line is not powered

bit 2 **OTGEN:** OTG Functionality Enable bit

1 = DPPULUP, DMPULUP, DPPULDWN and DMPULDWN bits are under software control

0 = DPPULUP, DMPULUP, DPPULDWN and DMPULDWN bits are under USB hardware control

bit 1 VBUSCHG: VBUS Charge Enable bit

1 = VBUS line is charged through a pull-up resistor

0 = VBUS line is not charged through a resistor

bit 0 VBUSDIS: VBUS Discharge Enable bit

1 = VBUS line is discharged through a pull-down resistor

0 = VBUS line is not discharged through a resistor

#### REGISTER 11-5: U1PWRC: USB POWER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24			_	_			_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10			_	_			_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.0			_	_			_	_
7:0	R-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
7.0	UACTPND	_	_	USLPGRD	USBBUSY <sup>(1)</sup>		USUSPEND	USBPWR

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 **UACTPND:** USB Activity Pending bit

1 = USB bus activity has been detected; however, an interrupt is pending, which has yet to be generated

0 = An interrupt is not pending

bit 6-5 Unimplemented: Read as '0'

bit 4 USLPGRD: USB Sleep Entry Guard bit

1 = Sleep entry is blocked if USB bus activity is detected or if a notification is pending

0 = USB module does not block Sleep entry

bit 3 **USBBUSY:** USB Module Busy bit<sup>(1)</sup>

1 = USB module is active or disabled, but not ready to be enabled

0 = USB module is not active and is ready to be enabled

bit 2 Unimplemented: Read as '0'

bit 1 USUSPEND: USB Suspend Mode bit

1 = USB module is placed in Suspend mode

(The 48 MHz USB clock will be gated off. The transceiver is placed in a low-power state.)

0 = USB module operates normally

bit 0 USBPWR: USB Operation Enable bit

1 = USB module is turned on

0 = USB module is disabled

(Outputs held inactive, device pins not used by USB, analog features are shut down to reduce power consumption.)

**Note 1:** When USBPWR = 0 and USBBUSY = 1, status from all other registers is invalid and writes to all USB module registers produce undefined results.

#### REGISTER 11-6: U1IR: USB INTERRUPT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_		_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6		_	_	_	_	_		_
	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R-0	R/WC-0, HS
7:0	STALLIF	ATTACHIF <sup>(1)</sup>	RESUMEIF(2)	IDLEIF	TRNIF <sup>(3)</sup>	SOFIF	UERRIF <sup>(4)</sup>	URSTIF <sup>(5)</sup>
	OITTE	711 17101111	REGOIVIEII	IDELII	1133411	00111	OLIVI	DETACHIF <sup>(6)</sup>

Legend:	WC = Write '1' to clear	HS = Hardware Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 STALLIF: STALL Handshake Interrupt bit

1 = In Host mode a STALL handshake was received during the handshake phase of the transaction In Device mode a STALL handshake was transmitted during the handshake phase of the transaction

0 = STALL handshake has not been sent

bit 6 ATTACHIF: Peripheral Attach Interrupt bit<sup>(1)</sup>

1 = Peripheral attachment was detected by the USB module

0 = Peripheral attachment was not detected

bit 5 **RESUMEIF:** Resume Interrupt bit<sup>(2)</sup>

1 = K-State is observed on the D+ or D- pin for  $2.5 \mu s$ 

0 = K-State is not observed

bit 4 **IDLEIF:** Idle Detect Interrupt bit

1 = Idle condition detected (constant Idle state of 3 ms or more)

0 = No Idle condition detected

bit 3 **TRNIF:** Token Processing Complete Interrupt bit<sup>(3)</sup>

1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information

0 = Processing of current token not complete

bit 2 SOFIF: SOF Token Interrupt bit

1 = SOF token received by the peripheral or the SOF threshold reached by the host

0 = SOF token was not received nor threshold reached

bit 1 **UERRIF**: USB Error Condition Interrupt bit<sup>(4)</sup>

1 = Unmasked error condition has occurred

0 = Unmasked error condition has not occurred

bit 0 **URSTIF:** USB Reset Interrupt bit (Device mode)<sup>(5)</sup>

1 = Valid USB Reset has occurred

0 = No USB Reset has occurred

**DETACHIF:** USB Detach Interrupt bit (Host mode)<sup>(6)</sup>

1 = Peripheral detachment was detected by the USB module

0 = Peripheral detachment was not detected

**Note 1:** This bit is valid only if the HOSTEN bit is set (see Register 11-11), there is no activity on the USB for 2.5 µs, and the current bus state is not SE0.

- 2: When not in Suspend mode, this interrupt should be disabled.
- 3: Clearing this bit will cause the STAT FIFO to advance.
- **4:** Only error conditions enabled through the U1EIE register will set this bit.
- 5: Device mode.
- 6: Host mode.

#### REGISTER 11-7: U1IE: USB INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0						
31.24		_	_	1	_	_	_	
23:16	U-0	U-0						
23.10		_	_	1	_	_	_	
15:8	U-0	U-0						
13.0		_	_	1	_	_	_	
	R/W-0	R/W-0						
7:0	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE <sup>(1)</sup>	URSTIE <sup>(2)</sup>
	OTALLIL	ATTAOTTIL	TEOOMEIL	IDLLIL	IIXIVIL	OOLIE	OLIVIVIL	DETACHIE <sup>(3)</sup>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 STALLIE: STALL Handshake Interrupt Enable bit

1 = STALL interrupt is enabled0 = STALL interrupt is disabled

bit 6 ATTACHIE: ATTACH Interrupt Enable bit

1 = ATTACH interrupt is enabled 0 = ATTACH interrupt is disabled

bit 5 RESUMEIE: RESUME Interrupt Enable bit

1 = RESUME interrupt is enabled0 = RESUME interrupt is disabled

bit 4 IDLEIE: Idle Detect Interrupt Enable bit

1 = Idle interrupt is enabled0 = Idle interrupt is disabled

bit 3 TRNIE: Token Processing Complete Interrupt Enable bit

1 = TRNIF interrupt is enabled0 = TRNIF interrupt is disabled

bit 2 SOFIE: SOF Token Interrupt Enable bit

1 = SOFIF interrupt is enabled0 = SOFIF interrupt is disabled

bit 1 **UERRIE:** USB Error Interrupt Enable bit<sup>(1)</sup>

1 = USB Error interrupt is enabled0 = USB Error interrupt is disabled

bit 0 **URSTIE**: USB Reset Interrupt Enable bit<sup>(2)</sup>

1 = URSTIF interrupt is enabled0 = URSTIF interrupt is disabled

**DETACHIE:** USB Detach Interrupt Enable bit<sup>(3)</sup>

1 = DATTCHIF interrupt is enabled0 = DATTCHIF interrupt is disabled

Note 1: For an interrupt to propagate USBIF, the UERRIE (U1IE<1>) bit must be set.

2: Device mode.

3: Host mode.

#### REGISTER 11-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	-		-	-	_		_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	-		-	-	_		_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	-	-	-	-	-	_	_	_
	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS
7:0	BTSEF	BMXEF	DMAEF <sup>(1)</sup>	BTOEF <sup>(2)</sup>	DFN8EF	CRC16EF	CRC5EF <sup>(4)</sup>	PIDEF
	DIOLI	DIVIALI	DIVIALI . ,	DIOLI V	DINOLI	ONOTOLI	EOFEF <sup>(3,5)</sup>	IIDLI

Legend:WC = Write '1' to clearHS = Hardware Settable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 BTSEF: Bit Stuff Error Flag bit

1 = Packet rejected due to bit stuff error

0 = Packet accepted

bit 6 BMXEF: Bus Matrix Error Flag bit

1 = The base address, of the Buffer Descriptor Table, or the address of an individual buffer pointed to by a Buffer Descriptor Table entry, is invalid.

0 = No address error

bit 5 **DMAEF:** DMA Error Flag bit<sup>(1)</sup>

1 = USB DMA error condition detected

0 = No DMA error

bit 4 BTOEF: Bus Turnaround Time-Out Error Flag bit (2)

1 = Bus turnaround time-out has occurred

0 = No bus turnaround time-out

bit 3 **DFN8EF:** Data Field Size Error Flag bit

1 = Data field received is not an integral number of bytes

0 = Data field received is an integral number of bytes

bit 2 CRC16EF: CRC16 Failure Flag bit

1 = Data packet rejected due to CRC16 error

0 = Data packet accepted

- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
  - 2: This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
  - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
  - 4: Device mode.
  - 5: Host mode.

### REGISTER 11-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER (CONTINUED)

bit 1 CRC5EF: CRC5 Host Error Flag bit (4)

1 = Token packet rejected due to CRC5 error

0 = Token packet accepted **EOFEF:** EOF Error Flag bit<sup>(3,5)</sup>

1 = An EOF error condition was detected0 = No EOF error condition was detected

bit 0 PIDEF: PID Check Failure Flag bit

1 = PID check failed0 = PID check passed

- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
  - 2: This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
  - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
  - 4: Device mode.
  - 5: Host mode.

#### REGISTER 11-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0						
31.24	_	_	_	_	_	-	_	_
22.46	U-0	U-0						
23:16	_	_	_	_	_	_	_	_
15.0	U-0	U-0						
15:8	_	_	_	_	_	_	_	_
	R/W-0	R/W-0						
7:0	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE <sup>(1)</sup> EOFEE <sup>(2)</sup>	PIDEE

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 BTSEE: Bit Stuff Error Interrupt Enable bit

1 = BTSEF interrupt is enabled0 = BTSEF interrupt is disabled

bit 6 BMXEE: Bus Matrix Error Interrupt Enable bit

1 = BMXEF interrupt is enabled0 = BMXEF interrupt is disabled

bit 5 DMAEE: DMA Error Interrupt Enable bit

1 = DMAEF interrupt is enabled

0 = DMAEF interrupt is disabled

bit 4 BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit

1 = BTOEF interrupt is enabled0 = BTOEF interrupt is disabled

bit 3 **DFN8EE:** Data Field Size Error Interrupt Enable bit

1 = DFN8EF interrupt is enabled0 = DFN8EF interrupt is disabled

bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit

1 = CRC16EF interrupt is enabled0 = CRC16EF interrupt is disabled

bit 1 CRC5EE: CRC5 Host Error Interrupt Enable bit(1)

1 = CRC5EF interrupt is enabled0 = CRC5EF interrupt is disabled

**EOFEE:** EOF Error Interrupt Enable bit<sup>(2)</sup>

1 = EOF interrupt is enabled

0 = EOF interrupt is disabled

bit 0 PIDEE: PID Check Failure Interrupt Enable bit

1 = PIDEF interrupt is enabled0 = PIDEF interrupt is disabled

Note 1: Device mode.
2: Host mode.

Note: For an interrupt to propagate the USBIF register, the UERRIE (U1IE<1>) bit must be set.

### REGISTER 11-10: U1STAT: USB STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	_	-	-	-	_	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	_	-	-	-	_	-	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.0	-	_	-	_	_	_	-	_
7:0	R-x	R-x	R-x	R-x	R-x	R-x	U-0	U-0
7:0		ENDP.	T<3:0>		DIR	PPBI		_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-4 **ENDPT<3:0>:** Encoded Number of Last Endpoint Activity bits

(Represents the number of the Buffer Descriptor Table, updated by the last USB transfer.)

1111 = Endpoint 15

1110 = Endpoint 14

0001 = Endpoint 1

0000 = Endpoint 0

- bit 3 **DIR:** Last Buffer Descriptor Direction Indicator bit
  - 1 = Last transaction was a transmit (TX) transfer
  - 0 = Last transaction was a receive (RX) transfer
- bit 2 PPBI: Ping-Pong Buffer Descriptor Pointer Indicator bit
  - 1 = The last transaction was to the ODD Buffer Descriptor bank
  - 0 = The last transaction was to the EVEN Buffer Descriptor bank
- bit 1-0 Unimplemented: Read as '0'

The U1STAT register is a window into a 4-byte FIFO maintained by the USB module. U1STAT value is only Note: valid when the TRNIF (U1IR<3>) bit is active. Clearing the TRNIF bit advances the FIFO. Data in register

is invalid when the TRNIF bit = 0.

#### REGISTER 11-11: U1CON: USB CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_		_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_		_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	-	_	_		_
	R-x	R-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	JSTATE	SE0	PKTDIS <sup>(4)</sup>	USBRST	HOSTEN <sup>(2)</sup>	RESUME <sup>(3)</sup>	PPBRST	USBEN <sup>(4)</sup>
	JOIAIE	350	TOKBUSY <sup>(1,5)</sup>	USDRSI	HOSTEN,	RESUME	FFDRSI	SOFEN <sup>(5)</sup>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

1 = JSTATE was detected on the USB

0 = No JSTATE was detected

bit 6 SE0: Live Single-Ended Zero flag bit

1 = Single-Ended Zero was detected on the USB

0 = No Single-Ended Zero was detected

bit 5 **PKTDIS:** Packet Transfer Disable bit<sup>(4)</sup>

1 = Token and packet processing is disabled (set upon SETUP token received)

0 = Token and packet processing is enabled

TOKBUSY: Token Busy Indicator bit(1,5)

1 = Token is being executed by the USB module

0 = No token is being executed

bit 4 USBRST: Module Reset bit<sup>(5)</sup>

1 = USB reset generated

0 = USB reset terminated

bit 3 HOSTEN: Host Mode Enable bit<sup>(2)</sup>

1 = USB host capability is enabled

0 = USB host capability is disabled

bit 2 RESUME: RESUME Signaling Enable bit (3)

1 = RESUME signaling is activated

0 = RESUME signaling is disabled

- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 11-15).
  - 2: All host control logic is reset any time that the value of this bit is toggled.
  - 3: Software must set RESUME for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a Low-Speed EOP to the RESUME signaling when this bit is cleared.
  - 4: Device mode.
  - 5: Host mode.

### REGISTER 11-11: U1CON: USB CONTROL REGISTER (CONTINUED)

- bit 1 PPBRST: Ping-Pong Buffers Reset bit
  - 1 = Reset all Even/Odd buffer pointers to the EVEN Buffer Descriptor banks
  - 0 = Even/Odd buffer pointers are not Reset
- bit 0 USBEN: USB Module Enable bit (4)
  - 1 = USB module and supporting circuitry is enabled
  - 0 = USB module and supporting circuitry is disabled

**SOFEN:** SOF Enable bit<sup>(5)</sup>

- 1 = SOF token is sent every 1 ms
- 0 = SOF token is disabled
- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 11-15).
  - **2:** All host control logic is reset any time that the value of this bit is toggled.
  - 3: Software must set RESUME for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a Low-Speed EOP to the RESUME signaling when this bit is cleared.
  - 4: Device mode.
  - 5: Host mode.

### REGISTER 11-12: U1ADDR: USB ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	-	_	_	-	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	-	_	_	-	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	1	-	1	1	-	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	LSPDEN			D	EVADDR<6:0	<b> &gt;</b>		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 LSPDEN: Low-Speed Enable Indicator bit

1 = Next token command to be executed at Low-Speed0 = Next token command to be executed at Full-Speed

bit 6-0 **DEVADDR<6:0>:** 7-bit USB Device Address bits

### REGISTER 11-13: U1FRML: USB FRAME NUMBER LOW REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	_	_	-	-	-	_	_
22,16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	_	_	_	_	_	_	_	_
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				FRML	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 FRML<7:0>: The 11-bit Frame Number Lower bits

The register bits are updated with the current frame number whenever a SOF TOKEN is received.

### REGISTER 11-14: U1FRMH: USB FRAME NUMBER HIGH REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	_	_	-	_	_	-	_	_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10		_	1	_	_	1	_		
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
15.6	_	_	_	_	_	_	_	-	
7.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0	
7:0	_	_	_	_	_	FRMH<2:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-3 Unimplemented: Read as '0'

bit 2-0 FRMH<2:0>: The Upper 3 bits of the Frame Numbers bits

The register bits are updated with the current frame number whenever a SOF TOKEN is received.

### **REGISTER 11-15: U1TOK: USB TOKEN REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	_	-	-	-	1	1	1	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	_	_	_	_	_	_	_	_		
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
13.6	_	_	_	_	_	_	_	_		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0		PID<3	3:0> <sup>(1)</sup>			EP<	3:0>	24/16/8/0  U-0  U-0  U-0  U-0  U-0  U-0  U-0  U		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-4 PID<3:0>: Token Type Indicator bits<sup>(1)</sup>

1101 = SETUP (TX) token type transaction 1001 = IN (RX) token type transaction

0001 = OUT (TX) token type transaction

Note: All other values are reserved and must not be used.

bit 3-0 **EP<3:0>:** Token Command Endpoint Address bits

The four bit value must specify a valid endpoint.

Note 1: All other values are reserved and must not be used.

### REGISTER 11-16: U1SOF: USB SOF THRESHOLD REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	_	-	-	-	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				CNT	<7:0>	_		_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 CNT<7:0>: SOF Threshold Value bits

Typical values of the threshold are:

01001010 = 64-byte packet

00101010 = 32-byte packet

00011010 = 16-byte packet

00010010 = 8-byte packet

### REGISTER 11-17: U1BDTP1: USB BUFFER DESCRIPTOR TABLE PAGE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	_	_	-	-	_	_	-	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	_	_	-	-	_	_	-	_		
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
15:8	_	_	_	_	_	_	_	_		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0		
7:0			BDTPTRL<15:9>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR  $(1)^2$  = Bit is set  $(0)^2$  = Bit is cleared  $(0)^2$  = Bit is cleared  $(0)^2$  = Bit is cleared  $(0)^2$  = Bit is cleared

bit 31-8 Unimplemented: Read as '0'

bit 7-1 BDTPTRL<15:9>: Buffer Descriptor Table Base Address bits

This 7-bit value provides address bits 15 through 9 of the Buffer Descriptor Table base address, which defines the starting location of the Buffer Descriptor Table in system memory.

The 32-bit Buffer Descriptor Table base address is 512-byte aligned.

bit 0 **Unimplemented:** Read as '0'

### REGISTER 11-18: U1BDTP2: USB BUFFER DESCRIPTOR TABLE PAGE 2 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	-		-	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				BDTPTRI	H<23:16>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 BDTPTRH<23:16>: Buffer Descriptor Table Base Address bits

This 8-bit value provides address bits 23 through 16 of the Buffer Descriptor Table base address, which defines the starting location of the Buffer Descriptor Table in system memory.

The 32-bit Buffer Descriptor Table base address is 512-byte aligned.

### REGISTER 11-19: U1BDTP3: USB BUFFER DESCRIPTOR TABLE PAGE 3 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	-	-	-	-	1	-	-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_		_	-	-		_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	-
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				BDTPTR	U<31:24>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 BDTPTRU<31:24>: Buffer Descriptor Table Base Address bits

This 8-bit value provides address bits 31 through 24 of the Buffer Descriptor Table base address, defines the starting location of the Buffer Descriptor Table in system memory.

The 32-bit Buffer Descriptor Table base address is 512-byte aligned.

#### REGISTER 11-20: U1CNFG1: USB CONFIGURATION 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_		_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0
	UTEYE	UOEMON	_	USBSIDL	_	_	_	UASUSPND

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 UTEYE: USB Eye-Pattern Test Enable bit

1 = Eye-Pattern Test is enabled0 = Eye-Pattern Test is disabled

bit 6 **UOEMON:** USB OE Monitor Enable bit

1 = OE signal is active; it indicates intervals during which the D+/D- lines are driving

0 = OE signal is inactive

bit 5 Unimplemented: Read as '0'

bit 4 USBSIDL: Stop in Idle Mode bit

1 = Discontinue module operation when the device enters Idle mode

0 = Continue module operation when the device enters Idle mode

bit 3-1 Unimplemented: Read as '0'

bit 0 **UASUSPND:** Automatic Suspend Enable bit

- 1 = USB module automatically suspends upon entry to Sleep mode. See the USUSPEND bit (U1PWRC<1>) in Register 11-5.
- 0 = USB module does not automatically suspend upon entry to Sleep mode. Software must use the USUSPEND bit (U1PWRC<1>) to suspend the module, including the USB 48 MHz clock.

### REGISTER 11-21: U1EP0-U1EP15: USB ENDPOINT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	-	_	-	_	-	-	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	-	_	-	_	-	-	-	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	LSPD	RETRYDIS	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 LSPD: Low-Speed Direct Connection Enable bit (Host mode and U1EP0 only)

1 = Direct connection to a Low-Speed device enabled

0 = Direct connection to a Low-Speed device disabled; hub required with PRE\_PID

bit 6 **RETRYDIS:** Retry Disable bit (Host mode and U1EP0 only)

1 = Retry NAKed transactions disabled

0 = Retry NAKed transactions enabled; retry done in hardware

bit 5 **Unimplemented:** Read as '0'

bit 4 EPCONDIS: Bidirectional Endpoint Control bit

If EPTXEN = 1 and EPRXEN = 1:

1 = Disable Endpoint n from Control transfers; only TX and RX transfers allowed

0 = Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed

Otherwise, this bit is ignored.

bit 3 EPRXEN: Endpoint Receive Enable bit

1 = Endpoint n receive is enabled

0 = Endpoint n receive is disabled

bit 2 **EPTXEN:** Endpoint Transmit Enable bit

1 = Endpoint n transmit is enabled

0 = Endpoint n transmit is disabled

bit 1 EPSTALL: Endpoint Stall Status bit

1 = Endpoint n was stalled

0 = Endpoint n was not stalled

bit 0 EPHSHK: Endpoint Handshake Enable bit

1 = Endpoint Handshake is enabled

0 = Endpoint Handshake is disabled (typically used for isochronous endpoints)

### 12.0 I/O PORTS

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 12.** "I/O **Ports**" (DS60001120), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

General purpose I/O pins are the simplest of peripherals. They allow the PIC® MCU to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed with alternate functions.


These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin.

The following are key features of the I/O Ports module:

- · Individual output pin open-drain enable/disable
- · Individual input pin weak pull-up and pull-down
- Monitor selective inputs and generate interrupt when change in pin state is detected
- · Operation during Sleep and Idle modes
- Fast bit manipulation using CLR, SET, and INV registers

Figure 12-1 illustrates a block diagram of a typical multiplexed I/O port.

FIGURE 12-1: BLOCK DIAGRAM OF A TYPICAL MULTIPLEXED PORT STRUCTURE



### 12.1 Parallel I/O (PIO) Ports

All port pins have 10 registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

#### 12.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx, and TRISx registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V-tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "Pin Diagrams" section for the available pins and their functionality.

# 12.1.2 CONFIGURING ANALOG AND DIGITAL PORT PINS

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs must have their corresponding ANSEL and TRIS bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

If the TRIS bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or Comparator module.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

### 12.1.3 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a  $\mathtt{NOP}$ .

#### 12.1.4 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports allows the PIC32MX1XX/2XX 28/44-pin XLP Family devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Every I/O port pin, except I/O pins RA7-RA10, can be selected (enabled) for generating an interrupt request on a change-of-state.

Five control registers are associated with the CN functionality of each I/O port. The CNENx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

The CNSTATx register indicates whether a change occurred on the corresponding pin since the last read of the PORTx bit.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source or sink source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups and pull-downs are enabled separately using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note:

Pull-ups and pull-downs on change notification pins should always be disabled when the port pin is configured as a digital output.

An additional control register (CNCONx) is shown in Register 12-3.

### 12.2 CLR, SET and INV Registers

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR, or INV register, the base register must be read.

### 12.3 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin-count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

The Peripheral Pin Select (PPS) configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The PPS configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

#### 12.3.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the PPS feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable port number.

### 12.3.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digitalonly peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital-only peripheral modules are never included in the PPS feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I<sup>2</sup>C among others. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin.

Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

# 12.3.3 CONTROLLING PERIPHERAL PIN SELECT

PPS features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

#### 12.3.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [pin name]R registers, where [pin name] refers to the peripheral pins listed in Table, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.

FIGURE 12-2: REMAPPABLE INPUT EXAMPLE FOR U1RX




TABLE 12-1: INPUT PIN SELECTION

Peripheral Pin	[pin name]R SFR	[pin name]R bits	[pin name]R Value to RPn Pin Selection		
INT4	INT4R	INT4R<3:0>	0000 = RPA0 0001 = RPB3		
T2CK	T2CKR	T2CKR<3:0>	0010 = RPB4 0011 = RPB15 0100 = RPB7		
IC4	IC4R	IC4R<3:0>	0101 = RPC7 <sup>(1)</sup> 0110 = RPC0 <sup>(1)</sup> 0111 = RPC5 <sup>(1)</sup>		
<u>SS1</u>	SS1R	SS1R<3:0>	1000 = Reserved		
REFCLKI	REFCLKIR	REFCLKIR<3:0>	1111 = Reserved		
INT3	INT3R	INT3R<3:0>	0000 = RPA1 0001 = RPB5		
T3CK	T3CKR	T3CKR<3:0>	0010 = RPB1 0011 = RPB11 <sup>(2)</sup> 0100 = RPB8 0101 = RPA8 <sup>(1)</sup> 0110 = RPC8 <sup>(1)</sup> 0111 = RPA9 <sup>(1)</sup> 1000 = Reserved		
IC3	IC3R	IC3R<3:0>			
Ū1CTS	U1CTSR	U1CTSR<3:0>			
U2RX	U2RXR	U2RXR<3:0>			
SDI1	SDI1R	SDI1R<3:0>	1111 = Reserved		
INT2	INT2R	INT2R<3:0>	0000 = RPA2		
T4CK	T4CKR	T4CKR<3:0>	0001 = RPB6 <sup>(2)</sup> 0010 = RPA4 0011 = RPB13 0100 = RPB2 0101 = RPC6 <sup>(1)</sup>		
IC1	IC1R	IC1R<3:0>			
IC5	IC5R	IC5R<3:0>			
U1RX	U1RXR	U1RXR<3:0>	0110 = RPC1 <sup>(1)</sup> 0111 = RPC3 <sup>(1)</sup> 1000 = Reserved		
U2CTS	U2CTSR	U2CTSR<3:0>			
SDI2	SDI2R	SDI2R<3:0>			
OCFB	OCFBR	OCFBR<3:0>	• 1111 = Reserved		
INT1	INT1R	INT1R<3:0>	0000 = RPA3 0001 = RPB14 0010 = RPB0 0011 = RPB10 <sup>(2)</sup> 0100 = RPB9		
T5CK	T5CKR	T5CKR<3:0>			
IC2	IC2R	IC2R<3:0>	0101 = RPC9 <sup>(1)</sup> 0110 = RPC2 <sup>(1)</sup> 0111 = RPC4 <sup>(1)</sup> 1000 = Reserved		
SS2	SS2R	SS2R<3:0>			
OCFA	OCFAR	OCFAR<3:0>	1111 = Reserved		

Note 1: This pin is only available on 44-pin devices.


<sup>2:</sup> This pin is not available on USB devices.

#### 12.3.5 OUTPUT MAPPING

In contrast to inputs, the outputs of the PPS options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPnR registers (Register 12-2) are used to control output mapping. Like the [pin name]R registers, each register contains sets of 4 bit fields. The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table and Figure 12-3).

A null output is associated with the output register reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 12-3: EXAMPLE OF MULTIPLEXING OF REMAPPABLE OUTPUT FOR RPA0



## 12.3.6 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC32 devices include two features to prevent alterations to the peripheral map:

- · Control register lock sequence
- · Configuration bit select lock

#### 12.3.6.1 Control Register Lock Sequence

Under normal operation, writes to the RPnR and [pin name]R registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the Configuration bit, IOLOCK (CFGCON<13>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear the IOLOCK bit, an unlock sequence must be executed. Refer to **Section 6. "Oscillator"** (DS60001112) in the "PIC32 Family Reference Manual" for details.

#### 12.3.6.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPnR and [pin name]R registers. The Configuration bit, IOL1WAY (DEVCFG3<29>), blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the PPS control registers cannot be written to. The only way to clear the bit and reenable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session.

TABLE 12-2: OUTPUT PIN SELECTION

RPn Port Pin	RPnR SFR	RPnR bits	RPnR Value to Peripheral Selection
RPA0	RPA0R	RPA0R<3:0>	0000 = No Connect 
RPB3	RPB3R	RPB3R<3:0>	0010 = <del>U2RTS</del>
RPB15	RPB15R	RPB15R<3:0>	0011 = SS1 0100 = VBUSON <sup>(3)</sup>
RPB7	RPB7R	RPB7R<3:0>	0101 = OC1 0110 = Reserved
RPC7 <sup>(1)</sup>	RPC7R	RPC7R<3:0>	0111 = C2OUT
RPC0 <sup>(1)</sup>	RPC0R	RPC0R<3:0>	1000 = Reserved
RPC5 <sup>(1)</sup>	RPC5R	RPC5R<3:0>	: 1111 = Reserved
RPA1	RPA1R	RPA1R<3:0>	0000 = No Connect
RPB5	RPB5R	RPB5R<3:0>	0001 = Reserved 0010 = Reserved
RPB1	RPB1R	RPB1R<3:0>	0011 = SDO1
RPB11 <sup>(2)</sup>	RPB11R	RPB11R<3:0>	0100 = SDO2 0101 = OC2
RPB8	RPB8R	RPB8R<3:0>	0110 = Reserved
RPA8 <sup>(1)</sup>	RPA8R	RPA8R<3:0>	0111 = C3OUT
RPC8 <sup>(1)</sup>	RPC8R	RPC8R<3:0>	
RPA9 <sup>(1)</sup>	RPA9R	RPA9R<3:0>	1111 = Reserved
RPA2	RPA2R	RPA2R<3:0>	0000 = No Connect
RPB6 <sup>(2)</sup>	RPB6R	RPB6R<3:0>	0001 = Reserved 0010 = Reserved
RPB13	RPB13R	RPB13R<3:0>	0011 = SDO1 0100 = SDO2
RPB2	RPB2R	RPB2R<3:0>	0101 = OC4 0110 = OC5
RPC6 <sup>(1)</sup>	RPC6R	RPC6R<3:0>	0111 = REFCLKO 1000 = Reserved
RPC1 <sup>(1)</sup>	RPC1R	RPC1R<3:0>	•
RPC3 <sup>(1)</sup>	RPC3R	RPC3R<3:0>	1111 = Reserved
RPA3	RPA3R	RPA3R<3:0>	0000 = No Connect
RPB14	RPB14R	RPB14R<3:0>	0001 = U1RTS 0010 = U2TX
RPB0	RPB0R	RPB0R<3:0>	0011 = <u>Reserved</u> 0100 = <u>SS2</u>
RPB10 <sup>(2)</sup>	RPB10R	RPB10R<3:0>	0101 = OC3
RPB9	RPB9R	RPB9R<3:0>	0110 = Reserved 0111 = C1OUT
RPC9 <sup>(1)</sup>	RPC9R	RPC9R<3:0>	1000 = Reserved
RPC2 <sup>(1)</sup>	RPC2R	RPC2R<3:0>	<b>∃</b> :
RPC4 <sup>(1)</sup>	RPC4R	RPC4R<3:0>	1111 = Reserved

Note 1: This pin is only available on 44-pin devices.

<sup>2:</sup> This pin is not available on USB devices.

<sup>3:</sup> This pin is only available on USB devices.

**PORTA REGISTER MAP Ports Control Registers TABLE 12-3**:

S	PII Reseta	0000	0003	0000	079F	0000	XXXX	0000	XXXX	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	
	16/0	I	ANSA0	-	TRISA0		RA0	I	LATA0	_	ODCA0	-	CNPUA0	-	CNPDA0	-	-	I	CNIEA0	-	CNSTATA4 CNSTATA3 CNSTATA2 CNSTATA1 CNSTATA0 0000	
	17/1	I	ANSA1	_	TRISA1		RA1	Ι	LATA1	_	ODCA1	-	CNPUA1	_	CNPDA1	_	-	I	CNIEA1	-	CNSTATA1	
	18/2	I	1	Ι	TRISA2		RA2	I	LATA2	1	ODCA2	I	CNPUA2	Ι	CNPDA2	Ι	I	I	CNIEA2	I	CNSTATA2	
	19/3	I	1	_	TRISA3		RA3	Ι	LATA3	_	ODCA3	-	CNPUA3	_	CNPDA3	_	-	I	CNIEA3	-	CNSTATA3	
	20/4	I	1	_	TRISA4		RA4	Ι	LATA4	_	ODCA4	-	Ι	_	_	_	-	I	CNIEA4	-	CNSTATA4	
	21/5	1	I	I	1	1	1	1	1	I	1	I	1	I	1	I	I	1	I	I	I	
	22/6	1	I	Ι	1	1	1	1	1	Ι	1	I	1	I	1	I	I	1	I	I		
	23/7	1	I	Ι	TRISA7 <sup>(2)</sup>	I	RA7 <sup>(2)</sup>	I	LATA7 <sup>(2)</sup>	Ι	ODCA7 <sup>(2)</sup>	I	CNPUA7 <sup>(2)</sup>	Ι	CNPDA7 <sup>(2)</sup>	Ι	I	I	Ι	I	CNSTATA7 <sup>(2)</sup>	
Bits	24/8	1	_	1	TRISA8 <sup>(2)</sup>	1	RA8 <sup>(2)</sup>	1	LATA8 <sup>(2)</sup>	I	ODCA8 <sup>(2)</sup>	I	CNPUA8 <sup>(2)</sup>	I	CNPDA8 <sup>(2)</sup>	I	I	1	I	I	CNSTATA8 <sup>(2)</sup>	lowing boxon
	25/9	I	I	-	TRISA9 <sup>(2)</sup>	1	RA9 <sup>(2)</sup>	1	LATA9 <sup>(2)</sup>	1	ODCA9 <sup>(2)</sup>	1	CNPUA9 <sup>(2)</sup>	1	CNPDA9 <sup>(2)</sup>	1	1	1	1	1	CNSTATA9 <sup>(2)</sup>	ai airio do oro
	26/10	I	1	-	TRISA10 <sup>(2)</sup>	1	RA10 <sup>(2)</sup>	1	LATA10 <sup>(2)</sup>	1	ODCA10 <sup>(2)</sup>	1	CNPUA10 <sup>(2)</sup>	Ι	CNPDA10 <sup>(2)</sup>	Ι	1	1	Ι	1	CNSTATA10 <sup>(2)</sup> CNSTATA9 <sup>(2)</sup> CNSTATA8 <sup>(2)</sup>	== = unknown volue on Decet. = unimplemented read of 'o' Decet volues are shown in bevealeding
	27/11	I	1	-	-	1	1	1	-	_	-	1	-	1	_	1	1	1	1	1	-	000
	28/12	I	I	I	Ι	I	I	I	Ι	Ι	Ι	I	Ι	Ι	1	Ι	I	I	Ι	I	1	Logo Carola
	29/13	I	I	Ι	1	Ι	I	Ι	1	-	1	Ι	1	1	1	1	SIDL	I	Ι	Ι	1	1
	30/14	I	I	1	1	I	1	I	1	Ι	1	I	1	Ι	1	1	I	I	Ι	I	1	Docot.
	31/15	I	I	-	I	I	I	I	I	_	I	-	I	_	_	_	NO	I	_	-	1	o diley aw
€	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	- Hakao
	Register Name <sup>(1)</sup>	L C	ANSELA	YOIGH	A SIN	, H	7 7 8	V E V	<u> </u>	0	ODCA		CNFUA	0	CNPDA		CNCONA	i	CNENA	1	CNSIAIA	
ssə	Virtual Addr (#_8878)	0	0000	040	0100		0700		0000	0	6040	L	0609	0	nana	0	0/09	0	0809	0	0609	- Pugua

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.
This bit is only available on 44-pin devices.

9	steseR IIA	0000	E00F	0000	FFFF	0000	XXXX	0000	XXXX	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	1
	16/0	I	ANSB0	1	TRISB0		RB0	I	LATB0	1	ODCB0	I	CNPUB0 0000	I	CNPDB0 0000	I	I	I	CNIEBO 0000	-	CN STATB0	•
	1//1	I	ANSB1	I	TRISB1		RB1	_	LATB1	1	ODCB1	_	CNPUB1	_	CNPDB1	_	_	_	CNIEB1	1	CN STATB1	•
	18/2	I	ANSB2	I	TRISB2		RB2	-	LATB2	I	ODCB2	-	CNPUB2	-	CNPDB2	-	-	-	CNIEB2	I	CN STATB2	-
	19/3	I	ANSB3	I	TRISB3		RB3	-	LATB3	1	ODCB3	I	CNPUB3	-	CNPDB3	I	I	-	CNIEB3	I	CN STATB3	-
	20/4	1	-	1	TRISB4		RB4	_	LATB4	I	ODCB4	_	_	_	_	_	_	_	CNIEB4	-	CN STATB4	
	21/5	1	1	I	TRISB5	I	RB5	-	LATB5	I	ODCB5	1	<b>CNPUB5</b>	-	CNPDB5	1	1	-	CNIEB5	1	CN STATB5	
	22/6	1	Ι	I	TRISB6 <sup>(2)</sup>	I	RC6 <sup>(2)</sup>	_	LATB6 <sup>(2)</sup>	I	ODCB6	_	CNPUB6 <sup>(2)</sup>	_	CNPDB6(2)	_	_	_	CNIEB6(2)	I	CN STATB6 <sup>(2)</sup>	
	23/7	1	Ι	I	TRISB7	1	RB7	Ι	LATB7	1	ODCB7	Ι	CNPUB7	Ι	CNPDB7	Ι	Ι	Ι	CNIEB7	I	CN STATB7	
Bits	24/8	1	I	I	TRISB8	1	RB8	Ι	LATB8	1	ODCB8	Ι	CNPUB8	Ι	CNPDB8	Ι	Ι	Ι	CNIEB8	I	CN STATB8	la seri
	25/9	I	I	I	TRISB9	1	RB9	-	LATB9	1	ODCB9	Ι	CNPUB9	-	CNPDB9	Ι	Ι	-	CNIEB9	I	CN STATB9	in housed as
	26/10	1	I	I	TRISB10 <sup>(2)</sup>	1	RB10 <sup>(2)</sup>	-	LATB10 <sup>(2)</sup>	1	ODCB10 <sup>(2)</sup>	-	CNPUB10 <sup>(2)</sup>	-	CNPDB10 <sup>(2)</sup>	-	-	-	CNIEB10 <sup>(2)</sup>	I	CN STATB10 <sup>(2)</sup>	and one of
	27/11	1	1	I	TRISB11 <sup>(2)</sup>	1	RB11 <sup>(2)</sup>	Ι	LATB11 <sup>(2)</sup>	1	ODCB11 <sup>(2)</sup>	-	CNPUB11 <sup>(2)</sup> CNPUB10 <sup>(2)</sup>	Ι	CNPDB11 <sup>(2)</sup> CNPDB10 <sup>(2)</sup>	-	-	Ι	CNIEB11 <sup>(2)</sup>	1	CN STATB11 <sup>(2)</sup>	leading have all all annuals and annual annual and annual
	28/12	1	ANSB12 <sup>(2)</sup>	1	TRISB12 <sup>(2)</sup>	1	RB12 <sup>(2)</sup>	I	LATB12 <sup>(2)</sup>	1	ODCB12 <sup>(2)</sup>	1	CNPUB12 <sup>(2)</sup>	I	CNPDB12 <sup>(2)</sup>	1	1	I	CNIEB11 <sup>(2)</sup>	1	CN STATB12 <sup>(2)</sup>	
	29/13	1	ANSB13	1	TRISB13	1	RB13	_	LATB13	1	ODCB13	_	CNPUB13	_	CNPDB13	_	SIDL	_	CNIEB13	_	CN STATB13	Le con la characteria l'accelerant
	30/14	1	ANSB14	I	TRISB14	I	RB14	I	LATB14	I	ODCB14	I	CNPUB14	I	CNPDB14	I	I	I	CNIEB14	_	CN STATB14	
	31/15	1	ANSB15	I	TRISB15	I	RB15	Ι	LATB15	I	ODCB15	Ι	CNPUB15	Ι	CNPDB15	Ι	NO	Ι	CNIEB15	I	CN STATB15	-
•	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0 (	31:16	15:0 (	31:16	15:0	31:16	15:0	31:16	15:0	4
	Register Name	מ	ANSELB		ממצי		ב פוא		<u> </u>		SOCO		CNFOB		CNPUB		CNCONB		CNENB	(1)	CNSTATB	
	Virtual Addr (#_8878)		001.0	0 7 7	0110		071.0	0010	0610		6140		0619		0919	_	0/10		081.9		6190 C	l occord.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

This bit is not available on USB devices. x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend: Note 1:

PORTB REGISTER MAP

**TABLE 12-4**:

9	steseЯ IIA	0000	000F	0000	03FF	0000	XXXX	0000	XXXX	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	
	16/0	I	ANSC0	_	TRISC0		RC0	_	LATC0	_	ODCCO	_	CNPUC0	_	CNPDC0	_	I	I	CNIEC0	_	CNSTATCO	
	17/1	I	ANSC1	Ι	TRISC1		RC1	Ι	LATC1	Ι	ODCC1	Ι	CNPUC1	Ι	CNPDC1	Ι	I	I	CNIEC1	Ι	CNSTATC1	
	18/2	I	ANSC2	I	TRISC2		RC2	I	LATC2	I	ODCC2	I	CNPUC2	I	CNPDC2	I	I	I	CNIEC2	I	CNSTATC2	
	19/3	1	ANSC3	_	TRISC3		RC3	_	LATC3	_	ODCC3	_	CNPUC3	_	CNPDC3	_	_	_	CNIEC3	_	<b>CNSTATC3</b>	
	20/4	I	_	-	TRISC4		RC4	-	LATC4	-	ODCC4	-	CNPUC4	-	CNPDC4	-	_	_	CNIEC4	-	CNSTATC4	
	21/5	1	-	_	TRISC5	_	RC5	_	LATC5	_	SOOGO	_	CNPUC5	_	CNPDC5	_	1	1	CNIEC5	_	CNSTATC9 CNSTATC8 CNSTATC7 CNSTATC6 CNSTATC5 CNSTATC4 CNSTATC3 CNSTATC7 CNSTATC1 CNSTATC0 0000	
	22/6	1	-	_	7RISC6	_	RC6	_	LATC6	_	90000	_	CNPUC6	_	9DQ4ND	_	1	1	CNIEC6	_	CNSTATC6	
Bits	23/7	1	_	_	TRISC7	_	RC7	_	LATC7	_	ODCC7	_	CNPUC7	_	CNPDC7	_	-	-	CNIEC7	_	CNSTATC7	imal.
	24/8	ı	_	1	TRISC8	1	RC8	1	LATC8	1	ODCC8	1	CNPUC8	1	CNPDC8	1	-	-	CNIEC8	1	CNSTATC8	in hexadec
	25/9	ı	1	I	TRISC9	I	RC9	I	LATC9	I	60000	I	CNPUC9	I	CNPDC9	I	I	I	CNIEC9	I	CNSTATC9	= unimplemented, read as '0'. Reset values are shown in hexadecimal.
	26/10	1	1	I	Ι	I	1	I	1	I	1	I	1	I	I	I	I	I	1	I	ı	Reset value
	27/11	1	I	I	I	I	I	I	I	I	I	I	I	I	Ι	I	I	I	I	I	I	ad as '0'.
	28/12	1	I	_	1	_	I	_	I	_	I	_	I	_	Ι	_	I	I	I	_	I	mented, rea
	29/13	1	Ι	I	Ι	I	Ι	I	1	I	ı	I	ı	I	I	I	SIDL	I	ı	I	I	- = unimple
	30/14	1	I	Ι	Ι	Ι	I	Ι	I	Ι	I	Ι	I	Ι	Ι	Ι	I	I	I	Ι	1	n Reset; –
	31/15	I	Ι	Ι	Ι	Ι	-	Ι	-	Ι	-	Ι	-	Ι	I	Ι	NO	I	Ι	Ι	I	x = unknown value on Reset; —
•	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	unkno
	Register ( <sup>1,2)</sup> emsM		ANSELC	TOIGE	200	OTOO	ר ה		3		2200		ON POC		ONFO		CNCONC		CNENC		CNSIAIC	
	Virtual Addr (#_8878)		0020	0.70	0170	0000	0220	0000	0520	070	6240	C	0529	0	020		0.729	0	0829	0000	0629	Legend:

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.
PORTC is not available on 28-pin devices. Note

PORTC REGISTER MAP

**TABLE 12-5:** 

FA00         INT INTERNATION         31/16         30/14         29/13         28/12         27/11         26/10         22           FA10         INT INTERNATION         31/16	TABLE	12-6:	PER	PERIPHERAL PIN SELECT INPU	\L PIN ;	SELECT		REGIS	T REGISTER MAP	٩										
NITAR   STATE   STAT	sse		,								Bits	s								,
NITR   31:16	Virtual Addre (#_0878)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1//1	16/0	steseR IIA
INTTR	100		31:16	I	I	Ι	I	Ι	1	I	I	1	1	I	I	I	I	I	I	0000
INTAR 1816 — — — — — — — — — — — — — — — — — — —	FA04	Y N	15:0	-	Ι	_	-	_	1	-	-	-	-	_	-		INT1R<3:0>	<3:0>		0000
INT3R 15.0	0		31:16	I	1	Ι	Ι	1	1	I	I	1	Ι	-	-	-	I	I	I	0000
INT3R         31:16         —	FAUS	IN 2K	15:0	-	_	_	-	_	1	-	-		1	1	-		INT2R<3:0>	<3:0>		0000
INTAR 15:0 — — — — — — — — — — — — — — — — — — —	0		31:16	1	1	_	-	_	1	-	-	_	-	_	_	_	-	-	_	0000
INTAR         31:16         —	AOC	AS I VII	15:0	1	1	_	-	_	1	-	-	-	-	_	_		INT3R<3:0>	<3:0>		0000
TICKR 15:0	7		31:16	-	Ι	_	-	_	1	-	-	_	-	_	_	_	-	_	_	0000
T2CKR 15:0 — — — — — — — — — — — — — — — — — — —	1A10	74 74	15:0	I	Ι	Ι	Ι	Ι	1	1	1	I	I	I	I		INT4R<3:0>	<3:0>		0000
Tackr 15:0			31:16	-	Ι	_	-	_	1	-	-	-	-	_	_	_	-	_	_	0000
T3CKR 15:0		IZCKK	15:0	-		-	1	_	1	-	-		1	1	1		T2CKR<3:0>	<3:0>		0000
Jackr   15:0			31:16	1		1	1	1	I	1	1		1	-	-				_	0000
T4CKR         31:16         —		SCAR	15:0	1	1	_	-	_	1	-	-	-	-	_	_		T3CKR<3:0>	<3:0>		0000
T5CKR 15:0			31:16	1	1	_	-	_	1	-	-	-	-	_	_	_	-	-	_	0000
T5CKR         31:16         —		14CKK	15:0	-	Ι	_	-	_	1	-	-	-	-	_	-		T4CKR<3:0>	<3:0>		0000
13CMK   15:0			31:16	1	1	_	-	_	1	-	-	_	-	_	_	_	-	-	_	0000
IC1R 15:0		220	15:0	I	Ι	I	I	Ι	I	I	I	Ι	I	I	I	•	T5CKR<3:0>	<3:0>		0000
IC2R 15:0	00.4		31:16	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0000
IC2R 15:0	LAZO	<u> </u>	15:0	1	1	Ι	Ι	Ι	1	1	1	1	1	1	1		IC1R<3:0>	:3:0>		0000
IC3R 15:0   IC3R 15:0   IC4R 15:0   IC5R 15:0	000		31:16	I	I	I	I	I	I	I	I	I	1	I	I	I	1	1	I	0000
ICAR 15:0	7		15:0	Ι	Ι	Ι	Ι	1	1	I	I	1	1	I	I	•	IC2R<3:0>	3:0>		0000
15.0 — — — — — — — — — — — — — — — — — — —	FA 30		31:16	Ι	Ι	Ι	Ι	Ι	1	1	1	1	1	Ι	Ι	I	1	I	-	0000
IC4R 15:0	2		15:0	1	1	1	I	1	1	1	1	1	1	1	1	•	IC3R<3:0>	3:0>		0000
15.0 — — — — — — — — — — — — — — — — — — —	76.41		31:16	Ī	Ī	I	I	1	I	I	I	I	I	1	1	I	1	I	I	0000
OCFAR 15:0	t C	É	15:0	I	I	I	I	I	I	1	1	1	I	I	I	•	IC4R<3:0>	3:0>		0000
OCFAR 15:0	00.47		31:16	Ī	Ī	I	I	1	I	I	I	I	I	1	1	I	1	I	I	0000
OCFAR 31:16 — — — — — — — — — — — — — — — — — — —	2	5	15:0	I	I	I	I	I	I	I	1	I	1	I	I	•	IC5R<3:0>	3:0>		0000
OCFBR 15:0			31:16	1	1	1	1	1	1	1	1	1	1	1	1	I	1	1	1	0000
31:16 — — — — — — — — — — — — — — — — — — —		Z Z Z	15:0	I	Ι	1	1	1	1	1	1	-	1	1	1		OCFAR<3:0>	<3:0>		0000
0			31:16	1	1	1	1	1	1	1	1	1	1	1	1	I	1	1	1	0000
0 > 0 > 0		Na Loo	15:0	1	I	I	I	1	I	1	1	I	I	I	I	•	OCFBR<3:0>	<3:0>		0000
			31:16	I	1	I	I	I	1	1	1	1	I	1	1	I	I	I	1	0000
		222	15:0	1	I	1	1	1	1	1	1	1	1	1	1		U1RXR<3:0>	<3:0>		0000

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 All Resets 9/9 REFCLKIR<3:0> 17/1 — — — SDI2R<3:0> U1CTSR<3:0> U2CTSR<3:0> U2RXR<3:0> SS1R<3:0> 18/2 19/3 20/4 22/6 23/7 PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED) 25/9 28/12 29/13 30/14 31:16 31:16 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 Bit Range REFCLKIR **U1CTSR TABLE 12-6:** U2RXR 듔 Register Name SS1R **SDI2R** FAB8 Virtual Address (#\_0878) FA94

TABL	TABLE 12-7:	PER	IPHER.	AL PIN	PERIPHERAL PIN SELECT OUT		UT REG	PUT REGISTER MAP	MAP										
sse		,								Bits	s								•
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1//1	16/0	steseЯ IIA
C C	0	31:16	I	Ι	Ι	I	1	ı	I	1	ı	I	I	I	1	I	I	I	0000
- FB00	KPAUK	15:0	_	-	-	1	1	_	1	1	1	_	1	_		RPA0<3:0>	:3:0>		0000
7		31:16	Ι	-	-	1	1	-	1	1	1	-	1	-	-	_	1	-	0000
FB04	KFAIK	15:0	Ι	-	-	1	Ι	_	1	1	1	_	1	-		RPA1<3:0>	:3:0>		0000
C C	0	31:16	Ι	Ι	Ι	I	I	I	I	1	I	Ι	1	ı	1	-	1	I	0000
FBUS	KFAZK	15:0	Ι	Ι	Ι	Ι	I	I	I	1	Ι	Ι	1	I		RPA2<3:0>	(3:0>		0000
C C L	0	31:16	I	1	I	I	1	Ι	I	1	1	Ι	I	Ι	I	I	ı	I	0000
FBOC	KFA3K	15:0	I	I	Ι	1	1	Ι	1	1	Ι	I	1	I		RPA3<3:0>	(3:0>		0000
7	4	31:16	Ι	Ι	-	I	I	I	I	1	I	Ι	1	ı	1	-	1	I	0000
PB10	XFA4K	15:0	I	I	Ι	I	1	Ι	1	1	Ι	I	1	1		RPA4<3:0>	(3:0>		0000
C C	(1)	31:16	I	I	Ι	I	1	Ι	1	1	Ι	I	1	1	ı	I	ı	I	0000
FB20	KFASK	15:0	Ι	_	Ι	I	I	I	I	I	I	I	1	I		RPA8<3:0>	(3:0>		0000
7	(1)	31:16	1	-	-	1	1	-	1	1	_	-	1	_	-	_	1	-	0000
F D 24	KFA9K"	15:0	Ι	-	-	1	1	1	I	1	1	I	Ι	1		RPA9<3:0>	:3:0>		0000
C		31:16	_	I	ı	1	Ι	1	I	1	-		1	-			1		0000
LBZC	RPBUR	15:0	1	_	1	1	1	_	1	1	_	-	1	-		RPB0<3:0>	<3:0>		0000
0893	01000	31:16	1	1	1	1	1	Ι	1	1	1	1	1	1	1	1	1	1	0000
DSGL	אומאא	15:0	Ι	1	1	1	Ι	-	1	1	1	1	1	1		RPB1<3:0>	<3:0>		0000
700	0000	31:16	Ι	1	1	1	Ι	-	1	1	1	1	1	1	1	1	1	1	0000
100	NTDZN	15:0	I	1	I	I	Ι	Ι	I	I	I	Ι	I	I		RPB2<3:0>	<3:0>		0000
0000	00000	31:16	I	1	I	I	Ι	Ι	I	I	I	Ι	I	Ι	1	I	I	I	0000
0000	אכפרא	15:0	I	1	I	1	1	Ι	1	1	1	I	1	1		RPB3<3:0>	<3:0>		0000
	0,000	31:16	1	1	1	1	1	-	1	1	1	1	1	1	1	1	1	1	0000
)sqL	71D4N	15:0	Ι	1	1	Ι	Ι	1	I	1	1	I	I	1		RPB4<3:0>	<3:0>		0000
0.50	0,000	31:16	Ι	1	1	Ι	Ι	1	I	1	1	I	I	1	1	1	1	1	0000
T 040	אנפרא	15:0	I	1	I	1	1	Ι	1	1	1	I	1	1		RPB5<3:0>	<3:0>		0000
770	00000(2)	31:16	I	1	I	I	I	Ι	I	I	I	Ī	I	Ι	1	I	I	I	0000
<u> </u>		15:0	I	I	I	I	I	I	I	I	I	I	I	I		RPB6<3:0>	<3:0>		0000
878	97809	31:16	Ι	1		I	I	1	I	I	1	Ι	Ι	I	1	1	1	I	0000
- 1 2 -	֡֝֝֝֝֟֝֝֝֟֝֝ <u>֚</u>	15:0	I	1	I	I	1	1	I	1	1	I	I	I		RPB7<3:0>	<3:0>		0000
Legend:		nknown v	x = unknown value on Reset;	set; — = u	— = unimplemented, read as '0'. Reset values are shown in hexadecimal.	ed, read as	'0'. Reset v	values are s	hown in he.	xadecimal.	1	1	1	1	Ī	Ì	Ì	Ì	Ī

end: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in P at 1: This register is only available on 44-pin devices.
 This register is only available on USB devices.

DS60001404D-page 152

© 2017-2019 Microchip Technology Inc.

© 2017-2019 Microchip Technology Inc.

DS60001404D-page 153

	9	steseЯ IIA	0000	0000
		16/0	Ι	
		17/1	_	<3:0>
		18/2	I	RPC9<3:0>
		19/3	_	
		20/4	_	-
		21/5	_	-
		22/6	_	_
UED)	ts	23/7	_	_
ONTIN	Bits	24/8	1	I
MAP (C		25/9	1	I
PUT REGISTER MAP (CONTINUED) Bits		26/10	1	I
		27/11	1	I
T OUTP		28/12	1	I
SELEC		29/13	-	_
PERIPHERAL PIN SELECT OUT		30/14	_	_
RIPHER		31/15	_	_
PEF	;	Bit Range	31:16	15:0
<b>TABLE 12-7</b> :		Register 9msM	(1)	アトンカントス
TABL	sse	Virtual Addro (#_0878)	0	1000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.
 Note 1: This register is only available on 44-pin devices.
 2: This register is only available on USB devices.

DS60001404D-page 154

### REGISTER 12-1: [pin name]R: PERIPHERAL PIN SELECT INPUT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	-	_	_	-	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	25/17/9/1  U-0  U-0  U-0  U-0  R/W-0	_
7.0	U-0	U-0	U-0	U-0	R/W-0	26/18/10/2  U-0  U-0  U-0  U-0  U-0	R/W-0	R/W-0
7:0	_	_	_	_		[pin name	⊵]R<3:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3-0 [pin name]R<3:0>: Peripheral Pin Select Input bits

Where [pin name] refers to the pins that are used to configure peripheral input mapping. See Table 12-1 for input pin selection values.

**Note:** Register values can only be changed if the Configuration bit, IOLOCK (CFGCON<13>), = 0.

#### REGISTER 12-2: RPnR: PERIPHERAL PIN SELECT OUTPUT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	-	_	_		_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	ı	_	_			_
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_		_		RPnR	<3:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3-0 **RPnR<3:0>:** Peripheral Pin Select Output bits See Table 12-2 for output pin selection values.

**Note:** Register values can only be changed if the Configuration bit, IOLOCK (CFGCON<13>), = 0.

### REGISTER 12-3: CNCONx: CHANGE NOTICE CONTROL FOR PORTX REGISTER (x = A, B, C)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_		-	_	-	_	_
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON	_	SIDL	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: Change Notice (CN) Control ON bit

1 = CN is enabled 0 = CN is disabled

bit 14 **Unimplemented:** Read as '0'

bit 13 SIDL: Stop in Idle Control bit

1 = Idle mode halts CN operation0 = Idle does not affect CN operation

bit 12-0 Unimplemented: Read as '0'

### 13.0 TIMER1

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14.** "Timers" (DS60001105), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32 family of devices features one synchronous/asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the Low-Power Secondary Oscillator (Sosc) for Real-Time Clock (RTC) applications.

The following modes are supported:


- · Synchronous Internal Timer
- · Synchronous Internal Gated Timer
- Synchronous External Timer
- · Asynchronous External Timer

### 13.1 Additional Supported Features

- · Selectable clock prescaler
- Timer operation during CPU Idle mode and Sleep mode
- Fast bit manipulation using CLR, SET, and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)

Figure 13-1 illustrates a general block diagram of Timer1.

#### FIGURE 13-1: TIMER1 BLOCK DIAGRAM



Timer1 Control Registers

**TIMER1 REGISTER MAP** 

TABLE 13-1:

Pli Reseta	0000	0000	0000	0000	0000	FFFF	
16/0	1	Ι	Ι		Ι		
1//1	1	LCS	Ι		Ι		
18/2	1	TSYNC	I		I		
19/3	1	1	1		1		
20/4	1	S<1:0>	Ι		-   -   -   -   -   -   -   -   -   -		
21/5	1	TCKP	-				
22/6	1	Ι	Ι		Ι		
23/7	1	TGATE	Ι	<15:0>	Ι	<15:0>	
24/8	1	3<1:0>	Ι	TMR1	Ι	PR1	
25/9	1	TECS	Ι		15:0		
26/10	1	I	I				
27/11	1	TWIP	Ι		Ι	PR1 31:16 — — — — — — — — — — — — — — — — — — —	١.
28/12	1	TWDIS	Ι		Ι		harm harmon land, and
29/13	1	SIDL	-		-		el manipus —
30/14	1	I	Ι		I		1
31/15	1	NO	Ι		·		
Bit Range	_	15:0	31:16	15:0	31:16	15:0	
Register Name <sup>(1)</sup>	0.71		TAND.	2	ò	Ľ L	
Virtual Addr (#_0878)					0000	0000	
	30/14     29/13     28/12     27/11     26/10     25/9     24/8     23/7     22/6     21/5     20/4     19/3     18/2     17/1	# 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1   1   1   1   1   1   1   1   1   1		14   15   16   17   16   17   17   18   18   18   18   18   18	14   15   15   15   15   15   15   15

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

#### REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_		-	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_		-	_	_
15.0	R/W-0	U-0	R/W-0	R/W-0	R-0	U-0	R/W-0	R/W-0
15:8	ON <sup>(1)</sup>	_	SIDL	TWDIS	TWIP	_	TECS	S<1:0>
7.0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
7:0	TGATE	_	TCKPS	S<1:0>	_	TSYNC	TCS	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Timer On bit<sup>(1)</sup>

1 = Timer is enabled

0 = Timer is disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue module operation when the device enters Idle mode

0 = Continue module operation when the device enters Idle mode

bit 12 TWDIS: Asynchronous Timer Write Disable bit

1 = Writes to Timer1 are ignored until pending write operation completes

0 = Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)

bit 11 TWIP: Asynchronous Timer Write in Progress bit

In Asynchronous Timer mode:

1 = Asynchronous write to the Timer1 register in progress

0 = Asynchronous write to Timer1 register is complete

In Synchronous Timer mode:

This bit is read as '0'.

bit 10 Unimplemented: Read as '0'

bit 9-8 TECS<1:0>: Timer1 External Clock Selection bits

11 = Reserved

10 = External clock comes from the LPRC

01 = External clock comes from the T1CK pin

00 = External clock comes from the Sosc

bit 7 TGATE: Timer Gated Time Accumulation Enable bit

When TCS = 1:

This bit is ignored.

When TCS = 0:

1 = Gated time accumulation is enabled

0 = Gated time accumulation is disabled

bit 6 Unimplemented: Read as '0'

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

### REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

bit 5-4 TCKPS<1:0>: Timer Input Clock Prescale Select bits

11 = 1:256 prescale value 10 = 1:64 prescale value 01 = 1:8 prescale value 00 = 1:1 prescale value

bit 3 Unimplemented: Read as '0'

bit 2 TSYNC: Timer External Clock Input Synchronization Selection bit

When TCS = 1:

1 = External clock input is synchronized0 = External clock input is not synchronized

When TCS = 0: This bit is ignored.

bit 1 TCS: Timer Clock Source Select bit

1 = External clock is defined by the TECS<1:0> bits

0 = Internal peripheral clock

bit 0 Unimplemented: Read as '0'

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

### 14.0 TIMER2/3, TIMER4/5

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14.** "**Timers**" (DS60001105), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This PIC32 family of devices feature four synchronous 16-bit timers (default) that can operate as a freerunning interval timer for various timing applications and counting external events. The following modes are supported:

- · Synchronous internal 16-bit timer
- · Synchronous internal 16-bit gated timer
- · Synchronous external 16-bit timer

Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- · Synchronous internal 32-bit timer
- · Synchronous internal 32-bit gated timer
- Synchronous external 32-bit timer

Note:


In this chapter, references to registers, TxCON, TMRx and PRx, use 'x' to represent Timer2 through Timer5 in 16-bit modes. In 32-bit modes, 'x' represents Timer2 or Timer4 and 'y' represents Timer3 or Timer5.

### 14.1 Additional Supported Features


- · Selectable clock prescaler
- · Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (Timer2 and Timer3 only)
- ADC event trigger (Timer3 in 16-bit mode, Timer2/3 in 32-bit mode)
- Fast bit manipulation using CLR, SET and INV registers

Figure 14-1 and Figure 14-2 illustrate block diagrams of Timer2/3 and Timer4/5.





### FIGURE 14-2: TIMER2/3, TIMER4/5 BLOCK DIAGRAM (32-BIT)



- **Note 1:** In this diagram, the use of 'x' in registers, TxCON, TMRx, PRx and TxCK, refers to either Timer2 or Timer4; the use of 'y' in registers, TyCON, TMRy, PRy, TylF, refers to either Timer3 or Timer5.
  - 2: ADC event trigger is available only on the Timer2/3 pair.

TABLE 14-1: TIMER2-TIMER5 REGISTER MAP **Timer Control Registers** 

s	stəsəЯ IIA	0000	0000	0000	0000	0000	FFFF	0000	0000	0000	0000	0000	FFFF	0000	0000	0000	0000	0000	포포포포	0000	0000	0000	0000	0000	FFFF	
	16/0	1	_	-		1		_	_	_		_		_	_	Ι		_		_	1	_		_		
	17/1	1	TCS	I		I		1	TCS	1		_		1	TCS	-		I		-	TCS	1		1		
	18/2	1	_	1		1		1	_	_		_		1	_	1		1		1	-	1		1		
	19/3	1	T32	_		I			_	_		_			T32	_		_		_	1					
	20/4	1	•	I		1		I	•	_		_		I	•	Ι		I		Ι		I		I		
	21/5	1	TCKPS<2:0>	-		1		_	TCKPS<2:0>			_		_	TCKPS<2:0>	_		-		_	TCKPS<2:0>	_		_		
	22/6	1	L	-		1		_	L	_		_		_	L	_		_		_		_		_		
Bits	23/7	I	TGATE	I	<15:0>	I	15:0>	I	TGATE	-	<15:0>	_	15:0>	I	TGATE	I	<15:0>	I	15:0>	I	TGATE	I	<15:0>	I	15:0>	-
ā	24/8	1	_	I	TMR2<15:0>	I	PR2<15:0>	I	_	-	TMR3<15:0>	_	PR3<15:0>	I	_	I	TMR4<15:0>	I	PR4<15:0>	I	I	I	TMR5<15:0>	I	PR5<15:0>	lemisobexed at amoda ere soulen tesed '0' a
	25/9	1	_	I		1		1	_	_		_		1	_	I		ı		I	-	1		1		i directo or
	26/10	1	_	I		ı		1	_	_		_		1	_	1		Ι		1	-	1		1		001107
	27/11	1	_			I		_	_	_		_		_	_	_		_		_	I	_		_		0,00
	28/12	I	_			I		_	_	_		_		_	_	_		_		_	I	_		_		- hoor botacaclamian
	29/13	1	SIDL	_		I		_	SIDL	_		_		_	SIDL	_		_		_	SIDL	_		_		1
	30/14	I	_	Ι		I		_	_	-		_		_	_	_		_		_	I	_		_		Donot.
	31/15	1	NO	Ι		1		_	NO	_		_		_	NO	_		-		_	NO	_		_		= Dood:
•	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	1
	Register Name <sup>(1)</sup>	_	12001		N N		7 7	TOUGH		TMD2		600		14004		TANDA		700		TEOOR			0 Y Y	200		
	Virtual Addr (#_0878)	0	0000	2	0 80	0	0820		0400	0.440	2	000	0770		0000	2	2		0220		000	7	0 = 10	L	UEZO	

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information. Legend: Note 1:

#### REGISTER 14-1: TXCON: TYPE B TIMER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	-	_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	-	_	_
15:8	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
13.6	ON <sup>(1,3)</sup>	_	SIDL <sup>(4)</sup>	_	_	_	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
7:0	TGATE <sup>(3)</sup>	Т	CKPS<2:0>(	3)	T32 <sup>(2)</sup>		TCS <sup>(3)</sup>	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Timer On bit (1,3)

1 = Module is enabled

0 = Module is disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit<sup>(4)</sup>

1 = Discontinue module operation when the device enters Idle mode

0 = Continue module operation when the device enters Idle mode

bit 12-8 Unimplemented: Read as '0'

bit 7 **TGATE**: Timer Gated Time Accumulation Enable bit<sup>(3)</sup>

When TCS = 1:

This bit is ignored and is read as '0'.

When TCS = 0:

1 = Gated time accumulation is enabled

0 = Gated time accumulation is disabled

bit 6-4 TCKPS<2:0>: Timer Input Clock Prescale Select bits<sup>(3)</sup>

111 = 1:256 prescale value

110 = 1:64 prescale value

101 = 1:32 prescale value

100 = 1:16 prescale value

011 = 1:8 prescale value

010 = 1:4 prescale value

001 = 1:2 prescale value

000 = 1:1 prescale value

- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: This bit is available only on even numbered timers (Timer2 and Timer4).
  - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer3, and Timer5). All timer functions are set through the even numbered timers.
  - **4:** While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

### REGISTER 14-1: TXCON: TYPE B TIMER CONTROL REGISTER (CONTINUED)

- bit 3 T32: 32-Bit Timer Mode Select bit<sup>(2)</sup>
  - 1 = Odd numbered and even numbered timers form a 32-bit timer
  - 0 = Odd numbered and even numbered timers form a separate 16-bit timer
- bit 2 Unimplemented: Read as '0'
- bit 1 TCS: Timer Clock Source Select bit<sup>(3)</sup>
  - 1 = External clock from TxCK pin
  - 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: This bit is available only on even numbered timers (Timer2 and Timer4).
  - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer3, and Timer5). All timer functions are set through the even numbered timers.
  - **4:** While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

NOTES:		

### 15.0 WATCHDOG TIMER (WDT)

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 9. "Watchdog, Deadman, and Power-up Timers"** (DS60001114), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

When enabled, the Watchdog Timer (WDT) operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are key features of the WDT module:

- · Configuration or software controlled
- · User-configurable time-out period
- · Can wake up the device from Sleep or Idle mode

#### FIGURE 15-1: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 15-1: WATCHDOG TIMER REGISTER MAP 15.1 Watchdog Timer Control Registers

s	PII Reset	0000	XXXX	
	16/0		WDTWINEN	e information.
	1//1		Ι	ers" for mor
	18/2		Ι	INV Regist
	19/3		_	t, SET and
	20/4		Ι	12.2 "CLR
	21/5		Ι	ectively. See
	22/6	15:0>	Ι	id 0xC, resp
Bits	23/7	WDTCLRKEY<15:0>	Ι	nal. x4, 0x8 an
	24/8	WDT		hexadecir offset of 0
	55/9		^	shown in
	26/10 25/9		RUNDIV<4:0>	values are tual addres
	27/11		R	x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4,
	28/12			ed, read a INV registe
	29/13		_	implement , SET and
	30/14		Ι	set; — = ur nding CLR
	31/15		NO	lue on Res s correspo
	Bit Range	31:16	15:0	own va ster ha
	Register Name	(1)	WD CON	
	Virtual Addr (#_0878)	000	200	Legend: Note 1:

#### REGISTER 15-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
31:24				WDTCLR	<ey<15:8></ey<15:8>			
00:40	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
23:16				WDTCLR	KEY<7:0>			
45.0	R/W-0	U-0	U-0	R-y	R-y	R-y	R-y	R-y
15:8	ON <sup>(1)</sup>	_	_			RUNDIV<4:0	)>	
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
7:0	_	_	_	_	_	_	_	WDTWINEN

Legend:y = Values set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

### bit 31-16 WDTCLRKEY<15:0>: Watchdog Timer Clear Key bits

To clear the Watchdog Timer to prevent a time-out, software must write the value 0x5743 to these bits using a single 16-bit write.

bit 15 **ON:** Watchdog Timer Enable bit<sup>(1)</sup>

1 = The Watchdog Timer module is enabled

0 = The Watchdog Timer module is disabled

bit 14-13 Unimplemented: Read as '0'

bit 12-8 RUNDIV<4:0>: Watchdog Timer Postscaler Value in Run Mode bits

In Run mode, these bits are set to the values of the WDTPS<4:0> Configuration bits in DEVCFG1.

bit 7-1 Unimplemented: Read as '0'

bit 0 WDTWINEN: Watchdog Timer Window Enable bit

1 = Enable windowed Watchdog Timer

0 = Disable windowed Watchdog Timer

**Note 1:** This bit only has control when FWDTEN (DEVCFG1<23>) = 0.

NOTES:	

# 16.0 DEEP SLEEP WATCHDOG TIMER (DSWDT)

Note:


This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 9. "Watchdog, Deadman, and Power-up Timers"** (DS60001114), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Deep Sleep Watchdog Timer (DSWDT) is a dedicated Watchdog Timer for Deep Sleep mode operations of the device. The DSWDT is useful in battery-powered applications and in low-power modes of operations.

The primary function of the DSWDT is to automatically exit Deep Sleep mode after a prescribed amount of time has elapsed.

The DSWDT is controlled through the DEVCFG2 Configuration register at boot time (one-time programmable per POR). When enabled through the DSWDTEN bit in DEVCFG2, the DSWDT operates either from the internal Low-Power RC (LPRC) clock or from the Secondary Oscillator (Sosc). The clock selection for the DSWDT is done through the DSWDTOSC bit in the DEVCFG2 register.

### FIGURE 16-1: DEEP SLEEP WATCHDOG TIMER BLOCK DIAGRAM



NOTES:			

### 17.0 INPUT CAPTURE

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 15. "Input Capture"** (DS60001122), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The following events cause capture events:

- · Simple capture event modes:
  - Capture timer value on every rising and falling edge of input at ICx pin
  - Capture timer value on every edge (rising and falling)
  - Capture timer value on every edge (rising and falling), specified edge first.

- · Prescaler capture event modes:
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin


Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during Sleep and Idle modes
- · Interrupt on input capture event
- 4-word FIFO buffer for capture values (interrupt optionally generated after 1, 2, 3, or 4 buffer locations are filled)
- Input capture can also be used to provide additional sources of external interrupts

Figure 17-1 illustrates a general block diagram of the Input Capture module.

#### FIGURE 17-1: INPUT CAPTURE BLOCK DIAGRAM



17.1 Input Capture Control Registers
TABLE 17-1: INPUT CAPTURE 1-INPUT CAPTURE 5 REGISTER MAP

s	təsəЯ IIA	0000	0000	XXXXX XXXXX	0000	0000	XXXX	XXXX	0000	0000	xxxx	XXXX	0000	0000	XXXX	0000	0000	XXXX	XXXX	
	16/0	I			Ι				I				I			I				
	17/1	I	ICM<2:0>		I	ICM<2:0>			I	ICM<2:0>			I	ICM<2:0>		I	ICM<2:0>			
	18/2	1			1				I				I			I				
	19/3	I	ICBNE		Ι	ICBNE			Ι	ICBNE			I	ICBNE		I	ICBNE			
	20/4	1	ICOV		I	ICOV			Ι	ICOV			I	ICOV		I	ICOV			
	21/5	I	ICI<1:0>		_	ICI<1:0>			I	ICI<1:0>			I	1:0>		I	ICI<1:0>			
	22/6	1	>ICI<		_	>IOI<			1	NOI			Ι	ICI<1:0>		I	>IOI<			
S:	23/7	1	ICTMR	<31:0>	_	ICTMR	<31:0>	!	1	ICTMR	<31.0>	2	-	ICTMR	<31:0>	I	ICTMR	<31.0>	5	
Bits	24/8	1	C32	IC1BUF<31:0>	I	C32	IC2BUF<31:0>		1	C32	IC3BLIF<31:0>		ı	C32	IC4BUF<31:0>	1	C32	IC5BHE<31:0>		-
	25/9	1	FEDGE		1	FEDGE			1	FEDGE			I	FEDGE		I	FEDGE			
	26/10	I	_		_	_			I	_			-	_		I	_			
	27/11	I	_		Ι	_			I	_			_	_		I	_			
	28/12	I	_		-	_			I	_			_	_		I	_			
	29/13	1	TOIS		_	SIDL			I	SIDL			_	SIDL		I	SIDL			
	30/14	1	_		_	_			1	_			Ι	_		I	_			
	31/15	1	ON		Ι	ON			1	NO			I	ON		1	ON			
e	gnsA ji8	31:16	15:0	31:16 15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16 15:0	31:16	15:0	31:16	15:0	
	nətsigəЯ əmsM	(1)	ICI CONC.	IC1BUF	(1)	ICZCOIN	IC2BUF		(1)		IC3BUE		31:16		IC4BUF	31:16	COCOIN	ICSBUE		
	nbA IsuhiV (#_0878)	0	7000	2010	0000	2200	2210			2400	2410			7000	2610		7000	2810	2	

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information. Note 1: Legend:

#### REGISTER 17-1: ICXCON: INPUT CAPTURE 'x' CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	-	-	
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	-	_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	ON <sup>(1)</sup>	_	SIDL	_	_	_	FEDGE	C32
7.0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
7:0	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit

-n = Bit Value at POR: ('0', '1', x = unknown) P = Programmable bit r = Reserved bit

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Input Capture Module Enable bit<sup>(1)</sup>

1 = Module is enabled

0 = Disable and reset module, disable clocks, disable interrupt generation and allow SFR modifications

bit 14 **Unimplemented:** Read as '0'

bit 13 SIDL: Stop in Idle Control bit

1 = Halt in Idle mode

0 = Continue to operate in Idle mode

bit 12-10 Unimplemented: Read as '0'

bit 9 **FEDGE:** First Capture Edge Select bit (only used in mode 6, ICM<2:0> = 110)

1 = Capture rising edge first0 = Capture falling edge first

bit 8 C32: 32-bit Capture Select bit

1 = 32-bit timer resource capture 0 = 16-bit timer resource capture

bit 7 ICTMR: Timer Select bit (Does not affect timer selection when C32 (ICxCON<8>) is '1')

0 = Timer3 is the counter source for capture1 = Timer2 is the counter source for capture

bit 6-5 ICI<1:0>: Interrupt Control bits

11 = Interrupt on every fourth capture event
 10 = Interrupt on every third capture event
 01 = Interrupt on every second capture event

00 = Interrupt on every capture event

bit 4 ICOV: Input Capture Overflow Status Flag bit (read-only)

1 = Input capture overflow has occurred0 = No input capture overflow has occurred

bit 3 ICBNE: Input Capture Buffer Not Empty Status bit (read-only)

1 = Input capture buffer is not empty; at least one more capture value can be read

0 = Input capture buffer is empty

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

### REGISTER 17-1: ICXCON: INPUT CAPTURE 'x' CONTROL REGISTER (CONTINUED)

bit 2-0 ICM<2:0>: Input Capture Mode Select bits

- 111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode)
- 110 = Simple Capture Event mode every edge, specified edge first and every edge thereafter
- 101 = Prescaled Capture Event mode every sixteenth rising edge
- 100 = Prescaled Capture Event mode every fourth rising edge
- 011 = Simple Capture Event mode every rising edge
- 010 = Simple Capture Event mode every falling edge
- 001 = Edge Detect mode every edge (rising and falling)
- 000 = Input Capture module is disabled

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

# 19.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note:


This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 23.** "Serial Peripheral Interface (SPI)" (DS60001106), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The SPI module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontrollers. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, Analog-to-Digital Converters (ADC), and so on. The PIC32 SPI module is compatible with Motorola® SPI and SIOP interfaces.

The following are key features of the SPI module:

- · Master mode and Slave mode support
- · Four clock formats
- · Enhanced Framed SPI protocol support
- · User-configurable 8-bit, 16-bit and 32-bit data width
- Separate SPI FIFO buffers for receive and transmit
  - FIFO buffers act as 4/8/16-level deep FIFOs based on 32/16/8-bit data width
- Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- Operation during Sleep mode and Idle mode
- Audio Codec Support:
  - I<sup>2</sup>S protocol
  - Left-justified
  - Right-justified
  - PCM

FIGURE 19-1: SPI MODULE BLOCK DIAGRAM



**SPI Control Registers** 

TABLE 19-1: SPI1 AND SPI2 REGISTER MAP

		6								Bits	S								s
(BF80_#)	Register ( <sup>1)</sup> emsN	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1//1	16/0	steseЯ IIA
	NO 04100	31:16	FRMEN	FRMSYNC FRMPOL	FRMPOL	MSSEN	FRMSYPW	FR	FRMCNT<2:0>		MCLKSEL	I	I	I	I	I	SPIFE	ENHBUF	0000
0000		15:0	NO	I	SIDL	DISSDO	MODE32	MODE 16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISEL<1:0>	L<1:0>	SRXISEL<1:0>		0000
-	TATOLIGO	31:16	-	ı	1		RXB	RXBUFELM<4:0>	<u>^</u>		I	I	1		TXE	TXBUFELM<4:0>	<0.		0000
01.86	PII O I A	15:0	I	I	Ι	FRMERR	SPIBUSY	I	I	SPITUR	SRMT	SPIROV	SPIRBE	1	SPITBE	I	SPITBF	SPIRBF	8000
5820 8	SPI1BUF	31:16								DATA<31:0>	31:0>							,	0000
۲,	0.00	31:16	1	I	ı	I	I	I	I	I	I	I	I	1	I	I	I	I	0000
0583	ori leke	15:0	I	I	Ι						B	BRG<12:0>							0000
-		31:16	Ι	I	Ι	Ι	Ι	Ι	Ι	-	Ι	I	I	Ι	1	Ι	Ι	1	0000
0	5840 SPI1CON2	15:0	SPI SGNEXT	ı	ı	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	ı	ı	1	AUD MONO	-	AUDMOD<1:0>	><1:0>	0000
	140000100	31:16	FRMEN	FRMSYNC FRMPOL	FRMPOL	MSSEN	FRMSYPW	FR	FRMCNT<2:0>		MCLKSEL	1	I	-	I	I	SPIFE	ENHBUF	0000
2400 2400	SPIZCON	15:0	NO	I	SIDL	DISSDO	MODE32	MODE 16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISEL<1:0>	L<1:0>	SRXISEL<1:0>		0000
۳	TATOCIO	31:16	Ι	Ι	Ι		RXB	RXBUFELM<4:0>	^		Ι	I	I		TXE	TXBUFELM<4:0>	<0:		0000
	5A10 SPIZSTAL	15:0	I	I	Ι	FRMERR	SPIBUSY	I	I	SPITUR	SRMT	SPIROV	SPIRBE	1	SPITBE	I	SPITBF	SPIRBF	8000
5A20 8	SPI2BUF	31:16								DATA<31:0>	31:0>							•	0000
	Jacias	31:16	Ι	ı	1	I	ı	I	Ι	Ι	I	I	1	-	I	I	I	1	0000
5A30	Prizbno	15:0	_	-	_						B	BRG<12:0>							0000
<u> </u>		31:16	-	-	Ι	1	1	I	Ι	-	Ι	1	-	_	-	1	1	_	0000
U)	5A40 SPI2CON2	15:0	SPI SGNEXT	I	I	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	I	ı	I	AUD MONO	1	AUDMOD<1:0>		0000
-puene		unkno	v = IInknown value on Reset. —		melumiun	anted read	= Innimplemented read so '0' Reset values are shown in hexadecimal	values are	shown in h	exadecimal									

Legend: Note 1:

All registers in this table except SPIxBUF have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

#### REGISTER 19-1: SPIXCON: SPI CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	<b> &gt;</b>
22.40	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
23:16	MCLKSEL <sup>(2)</sup>	_	_	_	_	_	SPIFE	ENHBUF <sup>(2)</sup>
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON <sup>(1)</sup>	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE <sup>(3)</sup>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	SSEN	CKP <sup>(4)</sup>	MSTEN	DISSDI	STXISE	L<1:0>	SRXIS	EL<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FRMEN: Framed SPI Support bit

1 = Framed SPI support is enabled (SSx pin used as FSYNC input/output)

0 = Framed SPI support is disabled

bit 30 FRMSYNC: Frame Sync Pulse Direction Control on SSx pin bit (Framed SPI mode only)

1 = Frame sync pulse input (Slave mode)

0 = Frame sync pulse output (Master mode)

bit 29 FRMPOL: Frame Sync/Slave Select Polarity bit (Framed SPI or Master Transmit modes only)

1 = Frame pulse or SSx pin is active-high

0 = Frame pulse or SSx pin is active-low

bit 28 MSSEN: Master Mode Slave Select Enable bit

1 = Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.

0 = Slave select SPI support is disabled.

bit 27 FRMSYPW: Frame Sync Pulse Width bit

1 = Frame sync pulse is one character wide

0 = Frame sync pulse is one clock wide

bit 26-24 **FRMCNT<2:0>:** Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in FRAMED SYNC mode.

111 = Reserved; do not use

110 = Reserved; do not use

101 = Generate a frame sync pulse on every 32 data characters

100 = Generate a frame sync pulse on every 16 data characters

011 = Generate a frame sync pulse on every 8 data characters

010 = Generate a frame sync pulse on every 4 data characters

001 = Generate a frame sync pulse on every 2 data characters

000 = Generate a frame sync pulse on every data character

bit 23 MCLKSEL: Master Clock Enable bit<sup>(2)</sup>

1 = REFCLK is used by the Baud Rate Generator

0 = PBCLK is used by the Baud Rate Generator

bit 22-18 Unimplemented: Read as '0'

**Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

2: This bit can only be written when the ON bit = 0.

3: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).

**4:** When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value of CKP.

### REGISTER 19-1: SPIXCON: SPI CONTROL REGISTER (CONTINUED)

- bit 17 SPIFE: Frame Sync Pulse Edge Select bit (Framed SPI mode only)
  - 1 = Frame synchronization pulse coincides with the first bit clock
  - 0 = Frame synchronization pulse precedes the first bit clock
- bit 16 **ENHBUF**: Enhanced Buffer Enable bit<sup>(2)</sup>
  - 1 = Enhanced Buffer mode is enabled
  - 0 = Enhanced Buffer mode is disabled
- bit 15 **ON:** SPI Peripheral On bit<sup>(1)</sup>
  - 1 = SPI Peripheral is enabled
  - 0 = SPI Peripheral is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit
  - 1 = Discontinue module operation when the device enters Idle mode
  - 0 = Continue module operation when the device enters Idle mode
- bit 12 DISSDO: Disable SDOx pin bit
  - 1 = SDOx pin is not used by the module. Pin is controlled by associated PORT register
  - 0 = SDOx pin is controlled by the module

### bit 11-10 MODE<32,16>: 32/16-Bit Communication Select bits

#### When AUDEN = 1:

MODE32	MODE16	Communication
1	1	24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
1	0	32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
0	1	16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame
0	0	16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame

#### When AUDEN = 0:

MODE32	MODE16	Communication
1	x	32-bit
0	1	16-bit
0	0	8-bit

### bit 9 SMP: SPI Data Input Sample Phase bit

#### Master mode (MSTEN = 1):

- 1 = Input data sampled at end of data output time
- 0 = Input data sampled at middle of data output time

#### Slave mode (MSTEN = 0):

SMP value is ignored when SPI is used in Slave mode. The module always uses SMP = 0.

To write a '1' to this bit, the MSTEN value = 1 must first be written.

- bit 8 CKE: SPI Clock Edge Select bit<sup>(3)</sup>
  - 1 = Serial output data changes on transition from active clock state to Idle clock state (see the CKP bit)
  - 0 = Serial output data changes on transition from Idle clock state to active clock state (see the CKP bit)
- bit 7 SSEN: Slave Select Enable (Slave mode) bit
  - $1 = \overline{SSx}$  pin used for Slave mode
  - $0 = \overline{SSx}$  pin not used for Slave mode, pin controlled by port function.
- bit 6 **CKP:** Clock Polarity Select bit<sup>(4)</sup>
  - 1 = Idle state for clock is a high level; active state is a low level
  - 0 = Idle state for clock is a low level; active state is a high level
- Note 1: When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: This bit can only be written when the ON bit = 0.
  - 3: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
  - **4:** When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value of CKP.

#### REGISTER 19-1: SPIXCON: SPI CONTROL REGISTER (CONTINUED)

- bit 5 MSTEN: Master Mode Enable bit
  - 1 = Master mode
  - 0 = Slave mode
- bit 4 DISSDI: Disable SDI bit
  - 1 = SDI pin is not used by the SPI module (pin is controlled by PORT function)
  - 0 = SDI pin is controlled by the SPI module
- bit 3-2 STXISEL<1:0>: SPI Transmit Buffer Empty Interrupt Mode bits
  - 11 = Interrupt is generated when the buffer is not full (has one or more empty elements)
  - 10 = Interrupt is generated when the buffer is empty by one-half or more
  - 01 = Interrupt is generated when the buffer is completely empty
  - 00 = Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete
- bit 1-0 SRXISEL<1:0>: SPI Receive Buffer Full Interrupt Mode bits
  - 11 = Interrupt is generated when the buffer is full
  - 10 = Interrupt is generated when the buffer is full by one-half or more
  - 01 = Interrupt is generated when the buffer is not empty
  - 00 = Interrupt is generated when the last word in the receive buffer is read (i.e., buffer is empty)
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: This bit can only be written when the ON bit = 0.
  - 3: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
  - **4:** When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value of CKP.

#### REGISTER 19-2: SPIXCON2: SPI CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_		_	_		_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_		_	_	_	_	_	-
15:8	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6	SPISGNEXT		_	FRMERREN	SPIROVEN	SPITUREN	IGNROV	IGNTUR
7.0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
7:0	AUDEN <sup>(1)</sup>	_	_	_	AUDMONO <sup>(1,2)</sup>	_	AUDMOD	<1:0> <sup>(1,2)</sup>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 SPISGNEXT: Sign Extend Read Data from the RX FIFO bit

1 = Data from RX FIFO is sign extended

0 = Data from RX FIFO is not sign extended

bit 14-13 Unimplemented: Read as '0'

bit 12 FRMERREN: Enable Interrupt Events via FRMERR bit

1 = Frame Error overflow generates error events

0 = Frame Error does not generate error events

bit 11 SPIROVEN: Enable Interrupt Events via SPIROV bit

1 = Receive overflow generates error events

0 = Receive overflow does not generate error events

bit 10 **SPITUREN:** Enable Interrupt Events via SPITUR bit

1 = Transmit underrun generates error events

0 = Transmit underrun does not generate error events

bit 9 IGNROV: Ignore Receive Overflow bit (for Audio Data Transmissions)

1 = A ROV is not a critical error; during ROV data in the FIFO is not overwritten by receive data

0 = A ROV is a critical error that stops SPI operation

bit 8 IGNTUR: Ignore Transmit Underrun bit (for Audio Data Transmissions)

1 = A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty

0 = A TUR is a critical error that stops SPI operation

bit 7 **AUDEN:** Enable Audio CODEC Support bit<sup>(1)</sup>

1 = Audio protocol enabled

0 = Audio protocol disabled

bit 6-5 **Unimplemented:** Read as '0'

bit 3 **AUDMONO:** Transmit Audio Data Format bit (1,2)

1 = Audio data is mono (Each data word is transmitted on both left and right channels)

0 = Audio data is stereo

bit 2 Unimplemented: Read as '0'

bit 1-0 AUDMOD<1:0>: Audio Protocol Mode bit<sup>(1,2)</sup>

11 = PCM/DSP mode

10 = Right-Justified mode

01 = Left-Justified mode

 $00 = I^2S \text{ mode}$ 

**Note 1:** This bit can only be written when the ON bit = 0.

2: This bit is only valid for AUDEN = 1.

#### **REGISTER 19-3: SPIXSTAT: SPI STATUS REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
31:24		-	_		R)	XBUFELM<4:0	0>	
00.40	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
23:16		-	_		T	KBUFELM<4:0	)>	
45.0	U-0	U-0	U-0	R/C-0, HS	R-0	U-0	U-0	R-0
15:8	_	_	_	FRMERR	SPIBUSY	_	_	SPITUR
7.0	R-0	R/W-0	R-0	U-0	R-1	U-0	R-0	R-0
7:0	SRMT	SPIROV	SPIRBE	ı	SPITBE	1	SPITBF	SPIRBF

Legend:	C = Clearable bit	HS = Set in hardware	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-24 **RXBUFELM<4:0>:** Receive Buffer Element Count bits (valid only when ENHBUF = 1)

bit 23-21 Unimplemented: Read as '0'

bit 20-16 **TXBUFELM<4:0>:** Transmit Buffer Element Count bits (valid only when ENHBUF = 1)

bit 15-13 Unimplemented: Read as '0'

bit 12 FRMERR: SPI Frame Error status bit

1 = Frame error detected

0 = No Frame error detected

This bit is only valid when FRMEN = 1.

bit 11 SPIBUSY: SPI Activity Status bit

1 = SPI peripheral is currently busy with some transactions

0 = SPI peripheral is currently idle

bit 10-9 Unimplemented: Read as '0'

bit 8 SPITUR: Transmit Under Run bit

1 = Transmit buffer has encountered an underrun condition

0 = Transmit buffer has no underrun condition

This bit is only valid in Framed Sync mode; the underrun condition must be cleared by disabling (ON bit = 0) and re-enabling (ON bit = 1) the module, or writing a '0' to SPITUR.

bit 7 **SRMT:** Shift Register Empty bit (valid only when ENHBUF = 1)

1 = When SPI module shift register is empty

0 = When SPI module shift register is not empty

bit 6 SPIROV: Receive Overflow Flag bit

1 = A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.

0 = No overflow has occurred

This bit is set in hardware; can bit only be cleared by disabling (ON bit = 0) and re-enabling (ON bit = 1) the module, or by writing a '0' to SPIROV.

bit 5 **SPIRBE:** RX FIFO Empty bit (valid only when ENHBUF = 1)

1 = RX FIFO is empty (CRPTR = SWPTR)

0 = RX FIFO is not empty (CRPTR ≠ SWPTR)

bit 4 Unimplemented: Read as '0'

#### REGISTER 19-3: SPIXSTAT: SPI STATUS REGISTER

- bit 3 SPITBE: SPI Transmit Buffer Empty Status bit
  - 1 = Transmit buffer, SPIxTXB is empty
  - 0 = Transmit buffer, SPIxTXB is not empty

Automatically set in hardware when SPI transfers data from SPIxTXB to SPIxSR. Automatically cleared in hardware when SPIxBUF is written to, loading SPIxTXB.

- bit 2 Unimplemented: Read as '0'
- bit 1 SPITBF: SPI Transmit Buffer Full Status bit
  - 1 = Transmit not yet started, SPITXB is full
  - 0 = Transmit buffer is not full

#### Standard Buffer Mode:

Automatically set in hardware when the core writes to the SPIBUF location, loading SPITXB. Automatically cleared in hardware when the SPI module transfers data from SPITXB to SPISR.

#### Enhanced Buffer Mode:

Set when CWPTR + 1 = SRPTR; cleared otherwise

- bit 0 SPIRBF: SPI Receive Buffer Full Status bit
  - 1 = Receive buffer. SPIxRXB is full
  - 0 = Receive buffer, SPIxRXB is not full

#### Standard Buffer Mode:

Automatically set in hardware when the SPI module transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when SPIxBUF is read from, reading SPIxRXB.

#### Enhanced Buffer Mode:

Set when SWPTR + 1 = CRPTR; cleared otherwise

# 20.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C)

Note: This data sheet summarizes the features the PIC32MX1XX/2XX ٥f 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 24. "Inter-Integrated Circuit  $(I^2C)$ " (DS60001116), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The  $I^2C$  module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard. Figure 20-1 illustrates the  $I^2C$  module block diagram.

Each I<sup>2</sup>C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C interface supporting both master and slave operation
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for the I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation; detects bus collision and arbitrates accordingly
- · Provides support for address bit masking

I<sup>2</sup>C BLOCK DIAGRAM **FIGURE 20-1:** Internal Data Bus I2CxRCV Read Shift Clock **I2CxRSR** Address Match Match Detect Write I2CxMSK Read Write **I2CxADD** Read Start and Stop bit Detect Write Start and Stop I2CxSTAT bit Generation Control Logic Read Collision Write Detect I2CxCON Acknowledge Read Generation Clock Stretching Write **I2CxTRN** LSB Read Shift Clock Reload Control Write BRG Down Counter I2CxBRG Read **PBCLK** 

TABLE 20-1: 12C1 AND 12C2 REGISTER MAP I<sup>2</sup>C Control Registers 20.1

	7	-60 MI Reseta	000 -	10 C	000 -	<b>TBF</b> 000	000 -	000	000 -	000	000 -	000	000 -	000	000 -	000	000 -	SEN 100	000 -		TBF 000									
		16		SEN		TE	_				_		1		ı		1		_	F										
		17/1	1	RSEN	1	RBF	1		Ι		Ι		1		1		I	RSEN	1	100	ומע	į I								
		18/2	1	PEN	I	N_N	1		I		I		1		1		I	PEN	1	R W	ı	ıl		1	1 1			1 1 1		1 1 1 1
		19/3	1	RCEN	I	S	1		-	_	-		1	Transmit Register	1	Receive Register	Ι	RCEN	-	S		I	I	1					Reg	
		20/4	I	ACKEN	Ι	۵	1	Address Register	I	Address Mask Register	I	ister	1	Transmit	1	Receive	I	ACKEN	Ι	Ь		I	— ————Address Register	Register —	Address Register             Address Mask Register	Register  — — ask Registe	Register	Register	Register	Register
		21/5	1	ACKDT	I	∀¯0	1	Address	_	Address Ma	_	erator Reg	_		_		_	ACKDT	_	$P^{T}Q$		l	Address	Address — — — — — — — — — — — — — — — — — —	Address Ma	Address Ma	Address Manager Manager Reg	Address Manager Registrator Re	Address Madress Madres	Address Madress Madres
		22/6	1	STREN	I	ISCOV	1		Ι		Ι	Baud Rate Generator Register	1		1		I	STREN	I	ISCOV	1			I			Ger		— — — id Rate Ger	d Rate Ger
	BITS	23/7	1	GCEN	1	IMCOL	1		Ι		Ι	Bau	1		1		Ι	GCEN	Ι	IWCOL	1			I		1				
Ë	20	24/8	1	SMEN	I	ADD10	1		Ι		Ι		1	1	1	1	Ι	SMEN	1	ADD10	1			1	I	1			1 1 1	1 1 1 1
		25/9	I	DISSLW	1	GCSTAT	1		Ι		Ι		Ι	Ι	Ι	Ι	Ι	DISSLW	Ι	GCSTAT	Ι			1	I	1				
		26/10	1	A10M	I	BCL	1	Ι	Ι	Ι	I		1	1	1	1	I	A10M	1	BCL	1				1 1 1	1 1 1 1		1 1 1 1		
		27/11	1	STRICT	1	_	_	_	-	_	1		-	-	-		I	STRICT	-	1		1		I	1 1	1 1 1	1 1 1	1 1 1 1	1 1 1	
		28/12	1	SCLREL	1	Ι	1	Ι	Ι	Ι	Ι	1	Ι	Ι	Ι	I	Ι	SCLREL	1	1	Ι	1			1 1	1 1 1	1 1 1 1	1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1 1
		29/13	1	SIDL	Ι	1	Ι	Ι	Ι	Ι	I	1	1	1	1	1	I	SIDL	ı	1	1	1								
		30/14	1	I	Ι	TRSTAT	1	I	Ι	l	Ι	1	1	1	1	1	1	1	1	TRSTAT	1	1	1		1	1 1	1 1 1	1 1 1 1	1 1 1 1 1	1 1 1 1 1 1
		31/15	1	NO	Ι	ACKSTAT	Ι	_	_	_	Ι	Ι	Ι	Ι	-	1	Ι	NO	Ι	ACKSTAT	-	Ι	Ι		I	1 1				
	e	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16		15:0	15:0 31:16	15:0 31:16 15:0	15:0 31:16 15:0 31:16	15:0 31:16 15:0 31:16 15:0	31:16 15:0 31:16 15:0 31:16
		Register Name <sup>(1)</sup>	0.00	IZCICON	TATOLOGI		חחזיים	DOK I OZI	713848-761			IZUIBRG	INGT1001	אואוויסקו	1904001	201102	MOOCOCI	IZOZOGIA	TATOCOCI	120231A1		IZCZADD	NOVICOCI			S G G C C C I	12C2BRG	I2C2BRG	I2C2BRG I2C2TRN	
s		vbbA lsuhiV (#_0878)	0	റ്ററ	0.40	0100	6020	0706	000	nene	070	2040	6050	റററ	0903	2000	2400	0016	5110	0110	5120	0216	5130	200		7140	5140	5140	5140	5140

All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 "CLR, SET and INV Registers" for more information. x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Stesets

### REGISTER 20-1: I2CxCON: I<sup>2</sup>C CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	-	-	_	_	_	_
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON <sup>(1)</sup>	_	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN
7.0	R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
7:0	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN

**Legend:** HC = Cleared in Hardware

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** I<sup>2</sup>C Enable bit<sup>(1)</sup>

1 = Enables the I<sup>2</sup>C module and configures the SDA and SCL pins as serial port pins

 $0 = \text{Disables the } 1^2\text{C module}$ ; all  $1^2\text{C pins}$  are controlled by PORT functions

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue module operation when the device enters Idle mode

0 = Continue module operation when the device enters Idle mode

bit 12 **SCLREL:** SCLx Release Control bit (when operating as I<sup>2</sup>C slave)

1 = Release SCLx clock

0 = Hold SCLx clock low (clock stretch)

#### If STREN = 1:

Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware clear at beginning of slave transmission. Hardware clear at end of slave reception.

#### If STREN = 0

Bit is R/S (i.e., software can only write '1' to release clock). Hardware clear at beginning of slave transmission

#### bit 11 STRICT: Strict I<sup>2</sup>C Reserved Address Rule Enable bit

- 1 = Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space.
- 0 = Strict I<sup>2</sup>C Reserved Address Rule not enabled
- bit 10 A10M: 10-bit Slave Address bit

1 = I2CxADD is a 10-bit slave address

0 = I2CxADD is a 7-bit slave address

bit 9 DISSLW: Disable Slew Rate Control bit

1 = Slew rate control disabled

0 = Slew rate control enabled

bit 8 SMEN: SMBus Input Levels bit

- 1 = Enable I/O pin thresholds compliant with SMBus specification
- 0 = Disable SMBus input thresholds

**Note 1:** Software should not read/write the peripheral when using 1:1 PBCLK divisor to the user's application's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

### REGISTER 20-1: I2CxCON: I<sup>2</sup>C CONTROL REGISTER (CONTINUED)

- bit 7 GCEN: General Call Enable bit (when operating as I<sup>2</sup>C slave)
  - 1 = Enable interrupt when a general call address is received in the I2CxRSR (module is enabled for reception)
  - 0 = General call address is disabled
- bit 6 STREN: SCLx Clock Stretch Enable bit (when operating as I<sup>2</sup>C slave)

Used in conjunction with SCLREL bit.

- 1 = Enable software or receive clock stretching
- 0 = Disable software or receive clock stretching
- bit 5 **ACKDT:** Acknowledge Data bit (when operating as I<sup>2</sup>C master, applicable during master receive)

Value that is transmitted when the software initiates an Acknowledge sequence.

- 1 = Send a NACK during an Acknowledge sequence
- 0 = Send an ACK during an Acknowledge sequence
- bit 4 **ACKEN:** Acknowledge Sequence Enable bit (when operating as I<sup>2</sup>C master, applicable during master receive)
  - 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence.
  - 0 = Acknowledge sequence not in progress
- bit 3 **RCEN:** Receive Enable bit (when operating as I<sup>2</sup>C master)
  - 1 = Enables Receive mode for I<sup>2</sup>C. Hardware clear at end of eighth bit of master receive data byte.
  - 0 = Receive sequence not in progress
- bit 2 **PEN:** Stop Condition Enable bit (when operating as I<sup>2</sup>C master)
  - 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.
  - 0 = Stop condition not in progress
- bit 1 **RSEN:** Repeated Start Condition Enable bit (when operating as I<sup>2</sup>C master)
  - 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
  - 0 = Repeated Start condition not in progress
- bit 0 **SEN:** Start Condition Enable bit (when operating as I<sup>2</sup>C master)
  - 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.
  - 0 = Start condition not in progress
- **Note 1:** Software should not read/write the peripheral when using 1:1 PBCLK divisor to the user's application's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

### REGISTER 20-2: I2CxSTAT: I<sup>2</sup>C STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	_	_	_	_	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
15:8	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10
7.0	R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
7:0	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF

Legend:HS = Set in hardwareHSC = Hardware set/clearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedC = Clearable bit

bit 31-16 Unimplemented: Read as '0'

bit 15 **ACKSTAT:** Acknowledge Status bit (when operating as I<sup>2</sup>C master, applicable to master transmit operation)

- 1 = Acknowledge was not received from slave
- 0 = Acknowledge was received from slave

Hardware set or clear at end of slave Acknowledge.

bit 14 **TRSTAT:** Transmit Status bit (when operating as I<sup>2</sup>C master, applicable to master transmit operation)

- 1 = Master transmit is in progress (8 bits + ACK)
- 0 = Master transmit is not in progress

Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.

- bit 13-11 Unimplemented: Read as '0'
- bit 10 BCL: Master Bus Collision Detect bit
  - 1 = A bus collision has been detected during a master operation
  - 0 = No collision

Hardware set at detection of bus collision. This condition can only be cleared by disabling (ON bit = 0) and re-enabling (ON bit = 1) the module.

- bit 9 GCSTAT: General Call Status bit
  - 1 = General call address was received
  - 0 = General call address was not received

Hardware set when address matches general call address. Hardware clear at Stop detection.

- bit 8 ADD10: 10-bit Address Status bit
  - 1 = 10-bit address was matched
  - 0 = 10-bit address was not matched

Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.

- bit 7 IWCOL: Write Collision Detect bit
  - 1 = An attempt to write the I2CxTRN register failed because the I<sup>2</sup>C module is busy
  - 0 = No collision

Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).

- bit 6 I2COV: Receive Overflow Flag bit
  - 1 = A byte was received while the I2CxRCV register is still holding the previous byte
  - 0 = No overflow

Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).

- bit 5 **D\_A:** Data/Address bit (when operating as I<sup>2</sup>C slave)
  - 1 = Indicates that the last byte received was data
  - 0 = Indicates that the last byte received was device address

Hardware clear at device address match. Hardware set by reception of slave byte.

### REGISTER 20-2: I2CxSTAT: I<sup>2</sup>C STATUS REGISTER (CONTINUED)

- bit 4 P: Stop bit
  - 1 = Indicates that a Stop bit has been detected last
  - 0 = Stop bit was not detected last

Hardware set or clear when Start, Repeated Start or Stop detected.

- bit 3 S: Start bit
  - 1 = Indicates that a Start (or Repeated Start) bit has been detected last
  - 0 = Start bit was not detected last

Hardware set or clear when Start, Repeated Start or Stop detected.

- bit 2 **R\_W**: Read/Write Information bit (when operating as I<sup>2</sup>C slave)
  - 1 = Read indicates data transfer is output from slave
  - 0 = Write indicates data transfer is input to slave

Hardware set or clear after reception of I<sup>2</sup>C device address byte.

- bit 1 RBF: Receive Buffer Full Status bit
  - 1 = Receive complete, I2CxRCV is full
  - 0 = Receive not complete, I2CxRCV is empty

Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.

- bit 0 TBF: Transmit Buffer Full Status bit
  - 1 = Transmit in progress, I2CxTRN is full
  - 0 = Transmit complete, I2CxTRN is empty

Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

#### REGISTER 20-3: I2CXBRG: I<sup>2</sup>C BAUD RATE GENERATOR REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_					_	_
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	1	_	_	_	_	-
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	_	_	-	_		I2CxBR0	G<11:8>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				I2CxBR0	G<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-12 Unimplemented: Read as '0'

bit 11-0 **I2CxBRG<15:0>:** I<sup>2</sup>C Baud Rate Generator Value bits. These bits control the divider function of the Peripheral Clock.

#### **EQUATION 20-1: BAUD RATE GENERATOR RELOAD VALUE CALCULATION**

$$I2CxBRG = \left( \left( \frac{1}{2*FSCK} (-TPGD) \right)^* PBCLK \right) - 2$$

**Note 1:** I2CxBRG values of 0x0 and 0x1 are expressly prohibited. Do not program the I2CxBRG register with values of 0x0 and 0x1 as indeterminate results may occur.

#### REGISTER 20-4: I2CXADD: I<sup>2</sup>C SLAVE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	_	_	_	_	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	_	_	_	_	_	_	ADD	<9:8>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_		ADD<	7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-10 Unimplemented: Read as '0'

bit 9-0 ADD<9:0>: I<sup>2</sup>C Slave Device Address bits either Master or Slave mode

#### REGISTER 20-5: I2CXMSK: I2C ADDRESS MASK REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_	_	_	_	_	_	_
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	_	_	_	_	_	_	MSK<	:9:8> <sup>(1)</sup>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				MSK<7	:0>(1)			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-10 Unimplemented: Read as '0'

bit 9-0 MSK<9:0>: I<sup>2</sup>C Address Mask bits<sup>(1)</sup>

- 1 = Forces a "don't care" in the particular bit position on the incoming address match sequence.
- 0 = Address bit position must match the incoming I<sup>2</sup>C address match sequence.

**Note 1:** MSK<9:8> and MSK<0> are only used in I<sup>2</sup>C 10-bit mode.

NOTES:			

# 21.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107), which available from the Documentation > Reference Manual section of the PIC32 Microchip web site (www.microchip.com/pic32).


The UART module is one of the serial I/O modules available in the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. The UART is a full-duplex, asynchronous communication channel that communicates with peripheral devices and personal computers through protocols, such as RS-232, RS-485, LIN, and IrDA®. The UART module also supports the hardware flow control option, with UxCTS and UxRTS pins, and also includes an IrDA encoder and decoder.

The following are key features of the UART module:

- · Full-duplex, 8-bit or 9-bit data transmission
- Even, Odd or No Parity options (for 8-bit data)
- · One or two Stop bits
- · Hardware auto-baud feature
- · Hardware flow control option
- Fully integrated Baud Rate Generator (BRG) with 16-bit prescaler
- Baud rates ranging up to 18 Mbps at 72 MHz
- 8-level deep First In First Out (FIFO) transmit data buffer
- · 8-level deep FIFO receive data buffer
- · Parity, framing and buffer overrun error detection
- Support for interrupt-only on address detect (9th bit = 1)
- · Separate transmit and receive interrupts
- · Loopback mode for diagnostic support
- · LIN protocol support
- IrDA encoder and decoder with 16x baud clock output for external IrDA encoder/decoder support
- · Auto-baud support
- · Ability to receive data during Sleep mode

Figure 21-1 illustrates a simplified block diagram of the UART module.

FIGURE 21-1: UART SIMPLIFIED BLOCK DIAGRAM



21.1 UART Control Registers
TABLE 21-1: UART1 AND UART2 REGISTER MAP

	əf	-				1				ă	Bits								S1
다음 등 등 등 등 등 등 등 등 등 등 등 등 등 등 등 등 등 등 등	31/15 30/14 29/13	30/14 29/13	29/13		28/1;	~	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	teseЯ IIA
31:16	31:16 — — —	1	1		1		I	1	I	I	SLPEN	ACTIVE	I	1	1	CLKSEL<1:0>	L<1:0>	RUNOVF	0000
15:0 ON — SIDL IREN	15:0 ON — SIDL	- SIDL			IREN		RTSMD	I	UEN<1:0>	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL<1:0>	-<1:0>	STSEL	0000
114STA(1) 31:16 MASI	31:16 MASI	MASH	MASK	MASK	MASK		<0:/>>							ADDR<7:0>	<0:2>				0000
0100 UTSTAY 15:0 UTXISEL<1:0> UTXINV URXEN	15:0 UTXISEL<1:0> UTXINV	UTXINV	UTXINV		URXEN		UTXBRK	UTXEN	UTXBF	TRMT	URXISE	URXISEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
8030 114TVDEC 31:16 — — — — — —	-		-	1	Ι		Ι	I	I	-	Ι	I	_	-	-	1	Ι		0000
	-	- -	-		_		1	1	_	8X1				Transmit	Transmit Register				0000
8030 11BXBEG 31:16 — — — — — — —			1		1		_	1	_	_	-	1	_	_	_	1	1	-	0000
			1		_		-	1	_	RX8				Receive Register	Register				0000
6040 HBBG(1) 31:16 — — — — — —			1		-		_	1	_	_	1	1	_	_	_	1	-	_	0000
	15:0								Bauc	Rate Gen	Baud Rate Generator Prescaler	caler							0000
6200 112MODE(1) 31:16 — — — — — —			-	,			_	1	-	_	SLPEN	ACTIVE	I	_	_	CLKSE	CLKSEL<1:0>	RUNOVF 0000	0000
OZWODE 15:0 ON — SIDL IREN	ON — SIDL IREN	ON — SIDL IREN	. SIDL IREN	IREN		RT	RTSMD	1	UEN<1:0>	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL<1:0>	-<1:0>	STSEL	0000
6310 113STA(1) 31:16 MASK<7:0>	31:16 MAS	MASK<7:	MASK<7:C	MASK<7:(	MASK<7:(	.25	<(							ADDR<7:0>	<0:2>				0000
UZSIAY 15:0 UTXISEL<1:0> UTXINV URXEN	15:0 UTXISEL<1:0> UTXINV URXEN	UTXINV URXEN	UTXINV URXEN	URXEN		T	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	URXISEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6230 H2TXBEG 31:16 — — — — — —	31:16 — — — — —			1	_		1	1	1	-	_	1	_	_	_	-	_	_	0000
	 	1	1		Ι		1	1	I	TX8				Transmit Register	Register				0000
6230 113BXBEG 31:16 — — — — — —			1		1		1	1	I	I	1	I	I	_	_	1	I	1	0000
	1	1	1		Ι		I	1	I	RX8				Receive Register	Register				0000
6240 112BBG(1) 31:16 — — — — — —		1	1	_	1		1	1	I	1	1	Ι	I	_	_	-	Ι	1	0000
	15:0								Bauc	Rate Gen	Baud Rate Generator Prescaler	caler							0000
	2)	and the state of t		0 1 1	A to the same beauty	,		] -	-	-									

 ${\bf x}$  = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information. Note 1:

#### REGISTER 21-1: UxMODE: UARTx MODE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
00:40	R/W-0	R-0, HS, HC	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
23:16	SLPEN	ACTIVE	_	-	_	CLKSE	L<1:0>	RUNOVF
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
15:8	ON	_	SIDL	IREN	RTSMD	_	UEN<	1:0> <sup>(1)</sup>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL	<1:0>	STSEL

Legend:HS = Hardware setHC = Hardware clearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23 SLPEN: Run During Sleep Enable bit

1 = UARTx BRG clock runs during Sleep mode

0 = UARTx BRG clock is turned off during Sleep mode

**Note:** SLPEN = 1 only applies if CLKSEL = FRC. All clocks, as well as the UART, are disabled in Deep Sleep mode.

**ACTIVE:** UARTx Module Running Status bit

1 = UARTx module is active (UxMODE register should not be updated)

0 = UARTx module is not active (UxMODE register can be updated)

bit 21-19 Unimplemented: Read as '0'

bit 22

bit 18-17 CLKSEL<1:0>: UARTx Module Clock Selection bits

11 = BRG clock is PBCLK2

10 = BRG clock is FRC

01 = BRG clock is SYSCLK (turned off in Sleep mode)

00 = BRG clock is PBCLK2 (turned off in Sleep mode)

bit 16 **RUNOVF:** Run During Overflow Condition Mode bit

- 1 = When an Overflow Error (OERR) condition is detected, the shift register continues to run to remain synchronized
- 0 = When an Overflow Error (OERR) condition is detected, the shift register stops accepting new data (Legacy mode)
- bit 15 ON: UARTx Enable bit
  - 1 = UARTx module is enabled. UARTx pins are controlled by UARTx as defined by UEN<1:0> and UTXEN control bits
  - 0 = UARTx module is disabled. All UARTx pins are controlled by corresponding bits in the PORTx, TRISx, and LATx registers; UARTx power consumption is minimal
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit
  - 1 = Discontinue operation when device enters Idle mode
  - 0 = Continue operation in Idle mode
- **Note 1:** These bits are present for legacy compatibility, and are superseded by PPS functionality on these devices (see **12.3** "Peripheral Pin Select" for more information).

#### REGISTER 21-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

- bit 12 IREN: IrDA<sup>®</sup> Encoder and Decoder Enable bit
  - 1 = IrDA is enabled
  - 0 = IrDA is disabled
- bit 11 RTSMD: Mode Selection for UxRTS Pin bit
  - 1 =  $\overline{\text{UxRTS}}$  pin is in Simplex mode
  - $0 = \overline{\text{UxRTS}}$  pin is in Flow Control mode
- bit 10 Unimplemented: Read as '0'
- bit 9-8 **UEN<1:0>:** UARTx Module Enable bits<sup>(1)</sup>
  - 11 = UxTX, UxRX and UxBCLK pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register
  - 10 = UxTX, UxRX,  $\overline{\text{UxCTS}}$  and  $\overline{\text{UxRTS}}$  pins are enabled and used
  - 01 = UxTX, UxRX and  $\overline{\text{UxRTS}}$  pins are enabled and used;  $\overline{\text{UxCTS}}$  pin is controlled by corresponding bits in the PORTx register
  - 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register
- bit 7 WAKE: Enable Wake-up on Start bit Detect During Sleep Mode bit
  - 1 = Wake-up enabled
  - 0 = Wake-up disabled
- bit 6 LPBACK: UARTx Loopback Mode Select bit
  - 1 = Loopback mode is enabled
  - 0 = Loopback mode is disabled
- bit 5 ABAUD: Auto-Baud Enable bit
  - 1 = Enable baud rate measurement on the next character requires reception of Sync character (0x55); cleared by hardware upon completion
  - 0 = Baud rate measurement disabled or completed
- bit 4 RXINV: Receive Polarity Inversion bit
  - 1 = UxRX Idle state is '0'
  - 0 = UxRX Idle state is '1'
- bit 3 BRGH: High Baud Rate Enable bit
  - 1 = High-Speed mode 4x baud clock enabled
  - 0 = Standard Speed mode 16x baud clock enabled
- bit 2-1 PDSEL<1:0>: Parity and Data Selection bits
  - 11 = 9-bit data, no parity
  - 10 = 8-bit data, odd parity
  - 01 = 8-bit data, even parity
  - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Selection bit
  - 1 = 2 Stop bits
  - 0 = 1 Stop bit
- **Note 1:** These bits are present for legacy compatibility, and are superseded by PPS functionality on these devices (see 12.3 "Peripheral Pin Select" for more information).

#### REGISTER 21-2: UXSTA: UARTX STATUS AND CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24		MASK<7:0>								
22.46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16				ADDR<	<7:0>					
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-1		
15:8	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT		
7.0	R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/W-0	R-0		
7:0	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-25 MASK<7:0>: UARTx Address Match Mask bits

These bits are used to mask the ADDR<7:0> bits.

11111111 = Corresponding ADDRx bits are used to detect the address match

**Note:** This setting allows the user to assign individual address as well as a group broadcast address to a UART.

00000000 = Corresponding ADDRx bits are not used to detect the address match.

#### bit 23-16 ADDR<7:0>: Automatic Address Mask bits

When the ADDEN bit is '1', this value defines the address character to use for automatic address detection.

#### bit 15-14 UTXISEL<1:0>: TX Interrupt Mode Selection bits

- 11 = Reserved, do not use
- 10 = Interrupt is generated and asserted while the transmit buffer is empty
- 01 = Interrupt is generated and asserted when all characters have been transmitted
- 00 = Interrupt is generated and asserted while the transmit buffer contains at least one empty space

#### bit 13 UTXINV: Transmit Polarity Inversion bit

#### If IrDA mode is disabled (i.e., IREN (UxMODE<12>) is '0'):

- 1 = UxTX Idle state is '0'
- 0 = UxTX Idle state is '1'

#### If IrDA mode is enabled (i.e., IREN (UxMODE<12>) is '1'):

- 1 = IrDA encoded UxTX Idle state is '1
- 0 = IrDA encoded UxTX Idle state is '0'
- bit 12 URXEN: Receiver Enable bit
  - 1 = UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)
  - 0 = UARTx receiver is disabled. UxRX pin is ignored by the UARTx module

**Note:** The event of disabling an enabled receiver will release the RX pin to the PORT function; however, the receive buffers *will not* be reset. Disabling the receiver has no effect on the receive status flags.

#### bit 11 UTXBRK: Transmit Break bit

- 1 = Send Break on next transmission. Start bit followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
- 0 = Break transmission is disabled or completed

#### REGISTER 21-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 10 UTXEN: Transmit Enable bit
  - 1 = UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)
  - 0 = UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset
  - **Note:** The event of disabling an enabled transmitter will release the TX pin to the PORT function and reset the transmit buffers to empty. Any pending transmission is aborted and data characters in the transmit buffers are lost. All transmit status flags are cleared and the TRMT bit is set
- bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)
  - 1 = Transmit buffer is full
  - 0 = Transmit buffer is not full, at least one more character can be written
- bit 8 **TRMT:** Transmit Shift Register is Empty bit (read-only)
  - 1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed)
  - 0 = Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer
- bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bit
  - 11 = Reserved
  - 10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full
  - 01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full
  - 00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least 1 data character)
- bit 5 **ADDEN:** Address Character Detect bit (bit 8 of received data = 1)
  - 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect
  - 0 = Address Detect mode is disabled
- bit 4 RIDLE: Receiver Idle bit (read-only)
  - 1 = Receiver is Idle
  - 0 = Data is being received
- bit 3 PERR: Parity Error Status bit (read-only)
  - 1 = Parity error has been detected for the current character
  - 0 = Parity error has not been detected
- bit 2 **FERR:** Framing Error Status bit (read-only)
  - 1 = Framing error has been detected for the current character
  - 0 = Framing error has not been detected
- bit 1 **OERR:** Receive Buffer Overrun Error Status bit.

This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and RSR to empty state.

- 1 = Receive buffer has overflowed
- 0 = Receive buffer has not overflowed
- bit 0 **URXDA:** Receive Buffer Data Available bit (read-only)
  - 1 = Receive buffer has data, at least one more character can be read
  - 0 = Receive buffer is empty

#### REGISTER 21-3: UXBRG: UARTX BAUD RATE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_			_		-	_
00.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				BRG<1	5:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				BRG<	7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0' bit 15-0 **BRG<15:0>:** Baud Rate Divisor bits

#### 21.2 UART BAUD RATE GENERATOR

The UART module has a dedicated 16-bit Baud Rate Generator (BRG). The UxBRG register controls the period of a free-running 16-bit timer. Equation 21-1 and Equation 21-2 provide the formula for computation of the baud rate with BRGH = '0' and BRGH='1'.

# EQUATION 21-1: UART BAUD RATE WITH BRGH = 0

$$BaudRate = \frac{FPB}{16*(UxBRG+1)}$$

$$UxBRG = \frac{FPB}{(16*DesiredBaudRate)}(-1)$$

Note: FPB denotes the PBCLK frequency.

# EQUATION 21-2: UART BAUD RATE WITH BRGH = 1

$$BaudRate = \frac{FPB}{4*(UxBRG+1)}$$

$$UxBRG = \frac{FPB}{(4*DesiredBaudRate)}(-1)$$

Note: FPB denotes the PBCLK frequency.

Figure 21-2 and Figure 21-3 illustrate typical receive and transmit timing for the UART module.

FIGURE 21-2: UART RECEPTION





FIGURE 21-3: TRANSMISSION (8-BIT OR 9-BIT DATA)



NOTES:			

# 22.0 PARALLEL MASTER PORT (PMP)

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 13. "Parallel Master Port (PMP)"** (DS60001128), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).


The PMP is a parallel 8-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable.

The following are key features of the PMP module:

- · Fully multiplexed address/data mode
- Demultiplexed or partially multiplexed address/ data mode
  - Up to 11 address lines with single Chip Select
- · One Chip Select line
- Programmable strobe options, any one of these:
  - Individual read and write strobes
  - Read/Write strobe with enable strobe
- Address auto-increment/auto-decrement
- · Programmable address/data multiplexing
- Programmable polarity on control signals
- · Legacy parallel slave port support
- · Enhanced parallel slave support
  - Legacy addressable
  - Address support
  - Read and Write 4-byte deep auto-incrementing buffer
- · Programmable Wait states
- · Selectable input voltage levels

Figure 22-1 illustrates the PMP module block diagram.

FIGURE 22-1: PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES



22.1 PMP Control Registers
TABLE 22-1: PARALLEL MASTER PORT REGISTER MAP

s	JeseЯ IIA	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	008E	0000	0000	0000	0000	0000	0000	
	16/0	1	RDSP	I	<1:0>	-						_		I	OB0E	I		-		_		
	17/1	1	WRSP	I	WAITE<1:0>	I						1		I	OB1E	I		1		1	İ	
	18/2	I	I	Ι		_						1		I	OB2E	I		1		1	İ	
	19/3	ı	CS1P	1	1<3:0>	_						1		I	OB3E	I		1		1	İ	
	20/4	1	I	I	WAITM<3:0>	I	^					1	^	I	1	I	<(	1	<(	1		
	21/5	1	ALP	_		_	ADDR<10:0>					1	PTEN<10:0>	-	_	-	WADDR<10:0>	1	RADDR<10:0>	1		
	22/6	I	CSF<1:0>	I	WAITB<1:0>	1	4					1	1	I	OBUF	I	W	1	R	1		
Bits	23/7	RDSTART	CSF	Ι	WAITE	_		DATAOUT<31:0>		-0.152INI-31	.0.10	-		Ι	38O	Ι		1		-	RDATAIN<15:0>	
B	24/8	I	PTRDEN	I	MODE<1:0>	Ι		DATAOL		AIATAG		1		I	IB0F	I		1		1	RDATAI	
	25/9	I	PTWREN	I	MODE	Ι						I		I	IB1F	I		1		I	İ	
	26/10	1	PMPTTL	Ι	Ι	Ι						1		Ι	IB2F	Ι		1		1	İ	
	27/11	1	ADRMUX<1:0>	Ι	INCM<1:0>	Ι	Ι					1	I	I	IB3F	I	1	1	1	1		
	28/12	1	ADRML	Ι	INCM	Ι	Ι					1	I	I	1	I	1	1	1	1		
	29/13	1	SIDL	Ι	IRQM<1:0>	Ι	I					1	I	I	1	I	1	1	1	1		
	30/14	I	Ι	Ι	IRQN	-	CS1					1	PTEN14	Ι	IBOV	Ι	WCS1	Ι	RCS1	1		
	31/15	I	NO	Ι	BUSY	-	Ι					1	Ι	Ι	IBF	Ι	1	1	1	1		
e	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	
	Register <sup>(1)</sup>						PIMADUR	PMDOUT		NICING			ZIAN'Y	TATOMO	T SINIS		PINIVADUR		PINIRADUR	MICOMO		
	nbbA IsuhiV (#_0878)	1000	000		2		7.020	7030		70/10	2	100	nen /	7060	0007		0/0/	_	0007	7000	0007	•

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

#### REGISTER 22-1: PMCON: PARALLEL PORT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	-	_	_	_	_	_	_
00.40	R/W-0, HC	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	RDSTART	_	_	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON <sup>(1)</sup>	_	SIDL	ADRMU	JX<1:0>	PMPTTL	PTWREN	PTRDEN
7.0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
7:0	CSF<	1:0> <sup>(2)</sup>	ALP <sup>(2)</sup>	_	CS1P <sup>(2)</sup>	_	WRSP	RDSP

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 23 RDSTART: Start Read on PMP Bus bit

This bit is cleared by hardware at the end of the read cycle.

1 = Start a read cycle on the PMP bus

0 = No effect

bit 22-16 Unimplemented: Read as '0'

bit 15 **ON:** Parallel Master Port Enable bit<sup>(1)</sup>

1 = PMP enabled

0 = PMP disabled, no off-chip access performed

bit 14 **Unimplemented:** Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue module operation when the device enters Idle mode

0 = Continue module operation when the device enters Idle mode

bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits

11 = Lower 8 bits of address are multiplexed on PMD<7:0> pins; upper bits are not used

10 = All 16 bits of address are multiplexed on PMD<7:0> pins

01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper bits are on PMA<10:8> and PMCS1

00 = Address and data appear on separate pins

bit 10 PMPTTL: PMP Module TTL Input Buffer Select bit

1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffer

bit 9 PTWREN: Write Enable Strobe Port Enable bit

1 = PMWR/PMENB port enabled

0 = PMWR/PMENB port disabled

bit 8 PTRDEN: Read/Write Strobe Port Enable bit

1 = PMRD/PMWR port enabled

0 = PMRD/PMWR port disabled

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.

2: These bits have no effect when their corresponding pins are used as address lines.

#### REGISTER 22-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

- bit 7-6 CSF<1:0>: Chip Select Function bits<sup>(2)</sup>
  - 11 = Reserved
  - 10 = PMCS1 functions as Chip Select
  - 01 = Reserved
  - 00 = Reserved
- bit 5 **ALP:** Address Latch Polarity bit<sup>(2)</sup>
  - 1 = Active-high (PMALL and PMALH)
  - $0 = Active-low (\overline{PMALL} \text{ and } \overline{PMALH})$
- bit 4 Unimplemented: Read as '0'
- bit 3 **CS1P:** Chip Select 0 Polarity bit<sup>(2)</sup>
  - 1 = Active-high (PMCS1)
  - 0 = Active-low (PMCS1)
- bit 2 **Unimplemented:** Read as '0'
- bit 1 WRSP: Write Strobe Polarity bit

For Slave Modes and Master mode 2 (MODE<1:0> = 00,01,10):

- 1 = Write strobe active-high (PMWR)
- $0 = Write strobe active-low (\overline{PMWR})$

For Master mode 1 (MODE<1:0> = 11):

- 1 = Enable strobe active-high (PMENB)
- 0 = Enable strobe active-low (PMENB)
- bit 0 RDSP: Read Strobe Polarity bit

For Slave modes and Master mode 2 (MODE<1:0> = 00,01,10):

- 1 = Read Strobe active-high (PMRD)
- 0 = Read Strobe active-low (PMRD)

For Master mode 1 (MODE<1:0> = 11):

- 1 = Read/write strobe active-high (PMRD/PMWR)
- 0 = Read/write strobe active-low (PMRD/PMWR)
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
  - 2: These bits have no effect when their corresponding pins are used as address lines.

#### REGISTER 22-2: PMMODE: PARALLEL PORT MODE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	-	_	_	-	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
15.8	15:8 BUSY		<1:0>	INCM	<1:0>	_	MODE	E<1:0>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	WAITB:	<1:0> <sup>(1)</sup>		WAITM	<3:0> <sup>(1)</sup>		WAITE	<1:0> <sup>(1)</sup>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 BUSY: Busy bit (Master mode only)

1 = Port is busy

0 = Port is not busy

bit 14-13 IRQM<1:0>: Interrupt Request Mode bits

11 = Reserved, do not use

10 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (Addressable Slave mode only)

01 = Interrupt generated at the end of the read/write cycle

00 = No Interrupt generated

bit 12-11 INCM<1:0>: Increment Mode bits

11 = Slave mode read and write buffers auto-increment (MODE<1:0> = 00 only)

10 = Decrement ADDR<10:2> and ADDR<14> by 1 every read/write cycle<sup>(2)</sup>

01 = Increment ADDR<10:2> and ADDR<14> by 1 every read/write cycle<sup>(2)</sup>

00 = No increment or decrement of address

bit 10 Unimplemented: Read as '0'

bit 9-8 MODE<1:0>: Parallel Port Mode Select bits

11 = Master mode 1 (PMCS1, PMRD/PMWR, PMENB, PMA<x:0>, and PMD<7:0>)

10 = Master mode 2 (PMCS1, PMRD, PMWR, PMA<x:0>, and PMD<7:0>)

01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCS1, PMD<7:0>, and PMA<1:0>)

00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1, and PMD<7:0>)

bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits<sup>(1)</sup>

11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB

10 = Data wait of 3 TPB; multiplexed address phase of 3 TPB

01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB

00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (default)

bit 5-2 **WAITM<3:0>:** Data Read/Write Strobe Wait States bits<sup>(1)</sup>

1111 = Wait of 16 TPB

•

0001 = Wait of 2 TPB

0000 = Wait of 1 TPB (default)

**Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation.

2: Address bit A14 is not subject to auto-increment/decrement if configured as Chip Select CS1.

#### REGISTER 22-2: PMMODE: PARALLEL PORT MODE REGISTER (CONTINUED)

bit 1-0 WAITE<1:0>: Data Hold After Read/Write Strobe Wait States bits<sup>(1)</sup>

11 = Wait of 4 TPB

10 = Wait of 3 TPB

01 = Wait of 2 TPB

00 = Wait of 1 TPB (default)

#### For Read operations:

11 = Wait of 3 TPB

10 = Wait of 2 TPB

01 = Wait of 1 TPB

00 = Wait of 0 TpB (default)

Note 1: Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation.

2: Address bit A14 is not subject to auto-increment/decrement if configured as Chip Select CS1.

#### REGISTER 22-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0                U-0								
31.24		-	_	-	_	-	-	_	
00.40	U-0                U-0								
23:16	_	_	_	_	_	_	_	_	
45.0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
15:8	_	CS1	_	_	_	ADDR<10:8>			
7:0	R/W-0              R/W-0								
	ADDR<7:0>								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

bit 14 CS1: Chip Select 1 bit

1 = Chip Select 1 is active 0 = Chip Select 1 is inactive

bit 13-11 Unimplemented: Read as '0'

bit 10-0 ADDR<10:0>: Destination Address bits

#### REGISTER 22-4: PMAEN: PARALLEL PORT PIN ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0                U-0							
31:24	_	_	_	_	_	_	_	_
22.46	U-0                U-0							
23:16	_	_	_	_	_	_	_	_
45.0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	_	PTEN14	_	_	_		PTEN<10:8>	
7.0	R/W-0              R/W-0							
7:0				PTEN	l<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

bit 15-14 PTEN14: PMCS1 Address Port Enable bits

1 = PMCS1

0 = PMCS1 functions as port I/O

bit 13-11 Unimplemented: Read as '0'

bit 10-2 PTEN<10:2>: PMP Address Port Enable bits

1 = PMA<10:2> function as PMP address lines

0 = PMA<10:2> function as port I/O

bit 1-0 PTEN<1:0>: PMALH/PMALL Address Port Enable bits

1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL(1)

0 = PMA1 and PMA0 pads functions as port I/O

**Note 1:** The use of these pins as PMA1/PMA0 or PMALH/PMALL depends on the Address/Data Multiplex mode selected by the ADRMUX<1:0> bits in the PMCON register.

#### REGISTER 22-5: PMSTAT: PARALLEL PORT STATUS REGISTER (SLAVE MODES ONLY)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0                U-0							
31.24	_	-	-	_	_	-	_	_
00.46	U-0                U-0							
23:16	_	-	-	_	_	-	_	_
45.0	R-0	R/W-0, HSC	U-0	U-0	R-0	R-0	R-0	R-0
15:8	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F
7.0	R-1	R/W-0, HSC	U-0	U-0	R-1	R-1	R-1	R-1
7:0	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E

**Legend:** HSC = Set by Hardware; Cleared by Software

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 IBF: Input Buffer Full Status bit

1 = All writable input buffer registers are full

0 = Some or all of the writable input buffer registers are empty

bit 14 IBOV: Input Buffer Overflow Status bit

1 = A write attempt to a full input byte buffer occurred (must be cleared in software)

0 = No overflow occurred

bit 13-12 Unimplemented: Read as '0'

bit 11-8 IBxF: Input Buffer 'x' Status Full bits

1 = Input Buffer contains data that has not been read (reading buffer will clear this bit)

0 = Input Buffer does not contain any unread data

bit 7 OBE: Output Buffer Empty Status bit

1 = All readable output buffer registers are empty

0 = Some or all of the readable output buffer registers are full

bit 6 **OBUF:** Output Buffer Underflow Status bit

1 = A read occurred from an empty output byte buffer (must be cleared in software)

0 = No underflow occurred

bit 5-4 Unimplemented: Read as '0'

bit 3-0 **OBxE:** Output Buffer 'x' Status Empty bits

1 = Output buffer is empty (writing data to the buffer will clear this bit)

0 = Output buffer contains data that has not been transmitted

#### REGISTER 22-6: PMWADDR: PARALLEL PORT WRITE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.04	U-0                U-0								
31:24	_	_	_	_	_	_	_	_	
22.40	U-0                U-0								
23:16	_	-	-	_	_	1	-	-	
45.0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
15:8	_	WCS1	_	_	_	WADDR<10:8>			
7:0	R/W-0              R/W-0								
	WADDR<7:0>								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-15 **Unimplemented:** Read as '0'

bit 14 WCS1: Chip Select 1 bit

1 = Chip Select 1 is active

0 = Chip Select 1 is inactive, PMA14 is active

bit 14-11 **Unimplemented:** Read as '0' bit 10-0 **WADDR<10:0>:** Address bits

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1'.

#### REGISTER 22-7: PMRADDR: PARALLEL PORT READ ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24			_	_	_	_	_	_	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	_	_	_	_	_	_	_	_	
45.0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
15:8	_	— RCS1 — — RADDR<10:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	RADDR<7:0>								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

bit 14 RCS1: Chip Select 1 bit

1 = Chip Select 1 is active

0 = Chip Select 1 is inactive (RADDR14 function is selected)

bit 13-11 **Unimplemented:** Read as '0' bit 10-0 **RADDR<13:0>:** Address bits

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1'.

#### REGISTER 22-8: PMRDIN: PARALLEL PORT READ INPUT DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0                U-0							
31:24			-	_	_	_	-	_
00:40	U-0                U-0							
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0              R/W-0							
15:8				RDATAIN<	15:8>			
7:0	R/W-0              R/W-0							
				RDATAIN<	7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 RDATAIN<15:0>: Port Read Input Data bits

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1' and exclusively for reads. If the

DUALBUF bit is '0', the PMDIN register is used for reads instead of PMRDIN.

# 23.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note:


This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32 RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time.

The following are some of the key features of the RTCC module:

- · Time: hours, minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period
- · Provides calendar: day, date, month and year
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month and one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- · Leap year correction
- · BCD format for smaller firmware overhead
- · Optimized for long-term battery operation
- · Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

### FIGURE 23-1: RTCC BLOCK DIAGRAM



23.1 RTCC Control Registers
TABLE 23-1: RTCC REGISTER MAP

s	steseR IIA	0000	0000	0000	0000	XXXX	xx00	XXXX	xx00	XXXX	00xx	00xx	xx0x						
	16/0		RTCOE	-			I		^		_		<						
	17/1		HALFSEC	_		<3:0>	I	01<3:0>	WDAY01<2:0>	<3:0>	_	01<3:0>	WDAY01<2:0>						
	18/2		RTCSYNC	Ι		MIN01<3:0>	1	MONTH01<3:0>	W	MIN01<3:0>	1	MONTH01<3:0>	W						
	19/3		RTCWRENRTCSYNC HALFSEC	I	<7:0>		I		I		1		_						
	20/4	<0:6>	I	-	ARPT<7:0>		I	MONTH10	I		_	MONTH10	1						
	21/5	CAL<9:0>	I	Ι		MIN10<2:0>	I	I	I	MIN10<2:0>	Ι	I	_						
	22/6		RTCCLKON	_		Σ	1	-	-	Σ	_	1							
Bits	23/7		RTCOUTSEL<1:0>	I		I	I	Ι	I	I	1	I	_						
_	24/8		RTCOUT	1								1							
	25/9		RTCCLKSEL<1:0>	-	<3:0>	<3:0>	<3:0>	1<3:0>	<3:0>	<3:0>	<3:0>	1	<3:0>						
	26/10	I	RTCCLKS	I	AMASK<:	AMASK<.	AMASK<3:0>	AMASK<	AMASK	AMASI	HR01<3:0>	SEC01<3:0>	YEAR01<3:0>	DAY01<3:0>	HR01<3:0>	SEC01<3:0>	I	DAY01<3:0>	
	27/11	1	I	1								I							
	28/12	1	_	1	ALRMSYNC	HR10<1:0>	<(		DAY10<1:0>	HR10<1:0>	<	1		-					
	29/13	1	SIDL	ı	PIV	HR1(	SEC10<2:0>	SEC10<2:0>	(10<3:0> DAY10	HR1	SEC10<2:0>	I	DAY10<3:0>						
	30/14	I	I	I	CHIME	I		YEAR10<3:0>	I	I		I	DAY1						
	31/15	I	NO	_	ALRMEN	I	1		I	_	_	I	•						
•	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0						
	Register Name <sup>(1)</sup>	I O O O E O	2000		UZ 10 RI CALRINI	TANITOTO		OSCO	1	ENITME IN ORCO		TTV C1/40 14	UZ3U ALNINDAIE						
ssə	Virtual Addr (#_0878)	0	0200	0,00	02 10	C	0220	0000	0230	0.70	0440	0300	0550						

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

### REGISTER 23-1: RTCCON: REAL-TIME CLOCK AND CALENDAR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
31:24	_	_	_	_	_	_	CAL	_<9:8>
00.46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				CAL	-<7:0>			
	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	ON <sup>(1)</sup>	-	SIDL	-		RTCCLK	(SEL<1:0>	RTC OUTSEL<1> <sup>(2)</sup>
	R/W-0	R-0	U-0	U-0	R/W-0	R-0	R-0	R/W-0
7:0	RTC OUTSEL<0>(2)	RTC CLKON			RTC WREN <sup>(3)</sup>	RTC SYNC	HALFSEC <sup>(4)</sup>	RTCOE

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-26 Unimplemented: Read as '0'

bit 25-16 **CAL<9:0>:** Real-Time Clock Drift Calibration bits, which contain a signed 10-bit integer value 0111111111 = Maximum positive adjustment, adds 511 real-time clock pulses every one minute

•

0000000001 = Minimum positive adjustment, adds 1 real-time clock pulse every one minute 0000000000 = No adjustment

1111111111 = Minimum negative adjustment, subtracts 1 real-time clock pulse every one minute

•

1000000000 = Minimum negative adjustment, subtracts 512 real-time clock pulses every one minute

bit 15 **ON**: RTCC On bit<sup>(1)</sup>

1 = RTCC module is enabled

0 = RTCC module is disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Disables RTCC operation when CPU enters Idle mode

0 = Continue normal operation when CPU enters Idle mode

bit 12-11 Unimplemented: Read as '0'

#### bit 10-9 RTCCLKSEL<1:0>: RTCC Clock Select bits

When a new value is written to these bits, the Seconds Value register should also be written to properly reset the clock prescalers in the RTCC.

11 = Reserved

10 = Reserved

01 = RTCC uses the external 32.768 kHz Secondary Oscillator (SOSC)

00 = RTCC uses the internal 32 kHz oscillator (LPRC)

**Note 1:** The ON bit is only writable when RTCWREN = 1.

2: Requires RTCOE = 1 (RTCCON<0>) for the output to be active.

3: The RTCWREN bit can be set only when the write sequence is enabled.

4: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

#### REGISTER 23-1: RTCCON: REAL-TIME CLOCK AND CALENDAR CONTROL REGISTER

- bit 8-7 RTCOUTSEL<1:0>: RTCC Output Data Select bits(2)
  - 11 = Reserved
  - 10 = RTCC Clock is presented on the RTCC pin
  - 01 = Seconds Clock is presented on the RTCC pin
  - 00 = Alarm Pulse is presented on the RTCC pin when the alarm interrupt is triggered
- bit 6 RTCCLKON: RTCC Clock Enable Status bit
  - 1 = RTCC Clock is actively running
  - 0 = RTCC Clock is not running
- bit 5-4 Unimplemented: Read as '0'
- bit 3 RTCWREN: Real-Time Clock Value Registers Write Enable bit (3)
  - 1 = Real-Time Clock Value registers can be written to by the user
  - 0 = Real-Time Clock Value registers are locked out from being written to by the user
- bit 2 RTCSYNC: Real-Time Clock Value Registers Read Synchronization bit
  - 1 = Real-time clock value registers can change while reading (due to a rollover ripple that results in an invalid data read). If the register is read twice and results in the same data, the data can be assumed to be valid.
  - 0 = Real-time clock value registers can be read without concern about a rollover ripple
- bit 1 HALFSEC: Half-Second Status bit<sup>(4)</sup>
  - 1 = Second half period of a second
  - 0 = First half period of a second
- bit 0 RTCOE: RTCC Output Enable bit
  - 1 = RTCC output is enabled
  - 0 = RTCC output is not enabled
- **Note 1:** The ON bit is only writable when RTCWREN = 1.
  - 2: Requires RTCOE = 1 (RTCCON<0>) for the output to be active.
  - 3: The RTCWREN bit can be set only when the write sequence is enabled.
  - 4: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

### REGISTER 23-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_		_			_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_		_			_	_
15:8	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6	ALRMEN <sup>(1,2)</sup>	CHIME <sup>(2)</sup>	PIV <sup>(2)</sup>	ALRMSYNC		AMASK	<3:0> <sup>(2)</sup>	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0		•	•	ARPT<7:0	>(2)			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15 **ALRMEN:** Alarm Enable bit<sup>(1,2)</sup>

1 = Alarm is enabled

0 = Alarm is disabled

bit 14 CHIME: Chime Enable bit(2)

1 = Chime is enabled – ARPT<7:0> is allowed to rollover from 0x00 to 0xFF

0 = Chime is disabled – ARPT<7:0> stops once it reaches 0x00

bit 13 **PIV:** Alarm Pulse Initial Value bit<sup>(2)</sup>

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse.

When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

bit 12 ALRMSYNC: Alarm Sync bit

1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read.

The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing.

0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover

bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits(2)

0000 = Every half-second

0001 = Every second

0010 = Every 10 seconds

0011 = Every minute

0100 = Every 10 minutes

0101 = Every hour

0110 = Once a day

0111 = Once a week

1000 = Once a month

1001 = Once a year (except when configured for February 29, once every four years)

1010 = Reserved

1011 = Reserved

11xx = Reserved

**Note 1:** Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.

2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

### REGISTER 23-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER (CONTINUED)

bit 7-0 ARPT<7:0>: Alarm Repeat Counter Value bits<sup>(2)</sup>

11111111 = Alarm will trigger 256 times

•

00000000 = Alarm will trigger one time

The counter decrements on any alarm event. The counter only rolls over from 0x00 to 0xFF if CHIME = 1.

**Note 1:** Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.

2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

#### REGISTER 23-3: RTCTIME: RTC TIME VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24		_	HR10	<1:0>		HR01	<3:0>	
22.46	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16			MIN10<2:0>			MIN01	<3:0>	
45.0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8	_		SEC10<2:0>			SEC01	<3:0>	
7.0	U-0                U-0							
7:0		_	_		_			_

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-28 HR10<1:0>: Binary-Coded Decimal Value of Hours bits, 10s place digit; contains a value from 0 to 2

bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, 1s place digit; contains a value from 0 to 9

bit 23 Unimplemented: Read as '0'

bit 22-20 MIN10<2:0>: Binary-Coded Decimal Value of Minutes bits, 10s place digit; contains a value from 0 to 5

bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, 1s place digit; contains a value from 0 to 9

bit 15 Unimplemented: Read as '0'

bit 14-12 SEC10<2:0>: Binary-Coded Decimal Value of Seconds bits, 10s place digit; contains a value from 0 to 5

bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1s place digit; contains a value from 0 to 9

bit 7-0 Unimplemented: Read as '0'

**Note:** This register is only writable when RTCWREN = 1 (RTCCON<3>).

#### REGISTER 23-4: RTCDATE: RTC DATE VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-x              R/W-x							
31:24		YEAR1	0<3:0>			YEAR0	1<3:0>	
00:40	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16	_	_	_	MONTH10		MONTH	01<3:0>	
45.0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8	_	_	DAY10	0<1:0>		DAY01	<3:0>	
7.0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
7:0		_	_	_	_	٧	VDAY01<2:0	>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-28 YEAR10<3:0>: Binary-Coded Decimal Value of Years bits, 10s place digit; contains a value from 0 to 9

bit 27-24 YEAR01<3:0>: Binary-Coded Decimal Value of Years bits, 1s place digit; contains a value from 0 to 9

bit 23-21 Unimplemented: Read as '0'

bit 20 MONTH10: Binary-Coded Decimal Value of Months bits, 10s place digit; contains a value of 0 or 1

bit 19-16 MONTH01<3:0>: Binary-Coded Decimal Value of Months bits, 1s place digit; contains a value from 0 to 9

bit 15-14 Unimplemented: Read as '0'

bit 13-12 **DAY10<1:0>:** Binary-Coded Decimal Value of Days bits, 10s place digit; contains a value of 0 to 3

bit 11-8 DAY01<3:0>: Binary-Coded Decimal Value of Days bits, 1s place digit; contains a value from 0 to 9

bit 7-3 Unimplemented: Read as '0'

bit 2-0 WDAY01<2:0>: Binary-Coded Decimal Value of Weekdays bits; contains a value from 0 to 6

**Note:** This register is only writable when RTCWREN = 1 (RTCCON<3>).

#### REGISTER 23-5: ALRMTIME: ALARM TIME VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24		_	HR10	<1:0>		HR01	<3:0>			
00.40	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16		MIN10<2:0>			MIN01<3:0>					
45.0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8	_		SEC10<2:0>			SEC01	<3:0>			
7.0	U-0                U-0									
7:0		_	_		_			_		

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-28 HR10<1:0>: Binary Coded Decimal value of hours bits, 10s place digit; contains a value from 0 to 2

bit 27-24 HR01<3:0>: Binary Coded Decimal value of hours bits, 1s place digit; contains a value from 0 to 9

bit 23 Unimplemented: Read as '0'

bit 22-20 MIN10<2:0>: Binary Coded Decimal value of minutes bits, 10s place digit; contains a value from 0 to 5

bit 19-16 MIN01<3:0>: Binary Coded Decimal value of minutes bits, 1s place digit; contains a value from 0 to 9

bit 15 Unimplemented: Read as '0'

bit 14-12 SEC10<2:0>: Binary Coded Decimal value of seconds bits, 10s place digit; contains a value from 0 to 5

bit 11-8 SEC01<3:0>: Binary Coded Decimal value of seconds bits, 1s place digit; contains a value from 0 to 9

bit 7-0 Unimplemented: Read as '0'

#### REGISTER 23-6: ALRMDATE: ALARM DATE VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0                U-0							
31:24	_	_	_	_	_	_	_	_
00:40	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16	_	_	_	MONTH10		MONTH	01<3:0>	
45.0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8	_	_	DAY1	0<1:0>		DAY01	<3:0>	
7.0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
7:0	_	_	_	_	_	V	VDAY01<2:0	>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-21 Unimplemented: Read as '0'

bit 20 MONTH10: Binary Coded Decimal value of months bits, 10s place digit; contains a value of 0 or 1

bit 19-16 MONTH01<3:0>: Binary Coded Decimal value of months bits, 1s place digit; contains a value from 0 to 9

bit 15-14 Unimplemented: Read as '0'

bit 13-12 DAY10<1:0>: Binary Coded Decimal value of days bits, 10s place digit; contains a value from 0 to 3

bit 11-8 DAY01<3:0>: Binary Coded Decimal value of days bits, 1s place digit; contains a value from 0 to 9

bit 7-3 Unimplemented: Read as '0'

bit 2-0 WDAY01<2:0>: Binary Coded Decimal value of weekdays bits; contains a value from 0 to 6

NOTES:		

# 24.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).


The 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- · Up to 1 Msps conversion speed

- · Up to 13 analog input pins
- · External voltage reference input pins
- One unipolar, differential Sample and Hold Amplifier (SHA)
- · Automatic Channel Scan mode
- · Selectable conversion trigger source
- · 16-word conversion result buffer
- Selectable buffer fill modes
- · Eight conversion result format options
- · Operation during Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 24-1. Figure 24-2 illustrates a block diagram of the ADC conversion clock period. The 10-bit ADC has up to 13 analog input pins, designated AN0-AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.

#### FIGURE 24-1: ADC1 MODULE BLOCK DIAGRAM



- Note 1: VREF+ and VREF- inputs can be multiplexed with other analog inputs.
  - 2: Connected to the CTMU module. See 28.0 "Charge Time Measurement Unit (CTMU)" for more information.
  - **3:** Internal precision voltage reference (1.2V).

### FIGURE 24-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM




TABLE 24-1: ADC REGISTER MAP **ADC Control Registers** 

Part   Part	sse										Bits	'n								,
Dicontify   3116	Virtual Addre (#_0878)			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	steseЯ IIA
DOUGNOWN   Site   Constant   Co		1) 514000 514 (1	31:16	I	1	1	I	1	1	ı	I	1	1	Ι	1	1	1	1	1	0000
Discourge   11-16   Circuit   Circ	000	ADJCONIC	15:0	NO	I	SIDL	I	I		ORM<2:0>		0)	SRC<2:0>		CLRASAM	I	ASAM	SAMP	DONE	0000
15   15   15   15   15   15   15   15	5	ל)כומריטנים א	31:16	I	Ι	Ι	I	I	-	-	Ι	I	-	Ι	I	I	I	I	I	0000
11-10   11-1	0 10	AD I COINZ	15:0		/CFG<2:0>		OFFCAL	I	CSCNA	-	1	BUFS	-		SMPI	<3:0>		BUFM	ALTS	0000
150   ARC   Casu   Ca	020	AD1CON3(1	31:16	I	-	Ι	1	Ι	Ι	1	1	1	Ι	1	1	Ι	I	1	1	0000
11-16   C-1801-B   C	750		15:0	ADRC	Ι	1		S	3AMC<4:0>					·	ADCS					0000
150   150	040			CHONB	Ι	1		O	H0SB<4:0>			CHONA	1	1		U	:H0SA<4:0>			0000
ADCIBULE         31:16         — <t< td=""><td>1</td><td></td><td></td><td>I</td><td>-</td><td>Ι</td><td>1</td><td>Ι</td><td>Ι</td><td>1</td><td>1</td><td>1</td><td>Ι</td><td>1</td><td>1</td><td>Ι</td><td>I</td><td>1</td><td>1</td><td>0000</td></t<>	1			I	-	Ι	1	Ι	Ι	1	1	1	Ι	1	1	Ι	I	1	1	0000
ADCTBUFE    1510   15	050	1) 122717	31:16	I	-	1	Ι	-	1	1	1	1	1	1	1	1	1	CSSL17		0000
ADC1BUFD         31:16	20	ADICOSE		CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	6TSSD	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1		0000
ADCTBUFI         31:16   31:16   31:16   31:16   ADC Result Word 1 (ADCTBUFI < 31:0+)         ADC Result Word 2 (ADCTBUFI < 31:0+)         ADC Result Word 3 (ADCTBUFI < 31:0+)         ADC Result Word 3 (ADCTBUFI < 31:0+)         ADC Result Word 3 (ADCTBUFI < 31:0+)         ADC Result Word 3 (ADCTBUFI < 31:0+)         ADC Result Word 4 (ADCTBUFI < 31:0+)         ADC Result Word 5 (ADCTBUFI < 31:0+)         ADC Result Word 5 (ADCTBUFI < 31:0+)         ADC Result Word 6 (ADCTBUFI < 31:0+)         ADC Result Word 6 (ADCTBUFI < 31:0+)         ADC Result Word 7 (ADCTBUFI < 31:0+)         ADC Result Word 8 (ADCTBUFI < 31:0+)         ADC Result Word 8 (ADCTBUFI < 31:0+)         ADC Result Word 8 (ADCTBUFI < 31:0+)         ADC Result Word 9 (ADCTBUFI < 31:0+)         ADC Result Word 9 (ADCTBUFI < 31:0+)         ADC Result Word 9 (ADCTBUFI < 31:0+)         ADC Result Word 9 (ADCTBUFI < 31:0+)         ADC Result Word 9 (ADCTBUFI < 31:0+)         ADC Result Word 9 (ADCTBUFI < 31:0+)         ADC Result Word 9 (ADCTBUFI < 31:0+)         ADC Result Word 9 (ADCTBUFI < 31:0+)         ADC Result Word 9 (ADCTBUFI < 31:0+)         ADC Result Word 9 (ADCTBUFI < 31:0+)         ADC Result Word 9 (ADCTBUFI < 31:0+)         ADC Result Word 9 (ADCTBUFI < 31:0+)         ADC Result Word 9 (ADCTBUFI < 31:0+)         ADCTBUFI < 31:0+) <t< td=""><td>070</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>ADC Resu</td><td>ult Word 0 (</td><td>ADC1BUFC</td><td>(&lt;31:0&gt;)</td><td></td><td></td><td></td><td></td><td></td><td>·</td><td>0000</td></t<>	070									ADC Resu	ult Word 0 (	ADC1BUFC	(<31:0>)						·	0000
ADCT BUTE         31.16   Till         ADC Result Word 2 (ADC1BUF2<31.0>)           ADCT BUTE         15.0   ADC Result Word 4 (ADC1BUF3<31.0>)         ADC Result Word 4 (ADC1BUF3<31.0>)           ADCT BUTE         15.0   ADC Result Word 5 (ADC1BUF3<31.0>)         ADC Result Word 6 (ADC1BUF3<31.0>)           ADCT BUTE         15.0   ADC Result Word 5 (ADC1BUF3<31.0>)         ADC Result Word 6 (ADC1BUF3<31.0>)           ADCT BUTE         15.0   ADC Result Word 7 (ADC1BUF3<31.0>)         ADC Result Word 8 (ADC1BUF3<31.0>)           ADCT BUTE         15.0   ADC Result Word 9 (ADC1BUF3<31.0>)         ADC Result Word 9 (ADC1BUF3<31.0>)           ADCT BUTE         15.0   ADC Result Word 9 (ADC1BUF3<31.0>)         ADC Result Word 9 (ADC1BUF3<31.0>)           ADC Result Word 8 (ADC1BUF3<31.0>)         ADC Result Word 9 (ADC1BUF3<31.0>)           ADC Result Word 9 (ADC1BUF3<31.0>)         ADC Result Word 9 (ADC1BUF3<31.0>)           ADC Result Word 9 (ADC1BUF3<31.0>)         ADC Result Word A (ADC1BUF3<31.0>)           ADC Result Word 9 (ADC1BUF3<31.0>)         ADC Result Word 9 (ADC1BUF3<31.0>)	080									ADC Resu	ult Word 1 (	ADC1BUF1	<31:0>)							0000
ADCTBURS         31:16 to 31:10 to	060									ADC Resu	ult Word 2 (	ADC1BUF2	:<31:0>)							0000
ADC TBUTE         41:16 / 15:0         ADC Result Word 4 (ADC1BUF4<31:0>)           ADC1BUF         31:16 / 15:0         ADC Result Word 5 (ADC1BUF5<31:0>)           ADC1BUF         31:16 / 15:0         ADC Result Word 6 (ADC1BUF7<31:0>)           ADC1BUF         31:16 / 15:0         ADC Result Word 7 (ADC1BUF7<31:0>)           ADC1BUF         31:16 / 15:0         ADC Result Word 8 (ADC1BUF9<31:0>)           ADC1BUF         31:16 / 15:0         ADC Result Word 8 (ADC1BUF9<31:0>)           ADC1BUF         31:16 / 15:0         ADC Result Word 8 (ADC1BUF9<31:0>)           ADC1BUF         31:16 / 15:0         ADC Result Word 8 (ADC1BUF9<31:0>)           ADC1BUF         31:16 / 15:0         ADC Result Word 8 (ADC1BUFA<31:0>)           ADC1BUF         31:16 / 15:0         ADC Result Word 8 (ADC1BUFA<31:0>)           ADC1BUF         31:16 / 15:0         ADC Result Word 8 (ADC1BUFA<31:0>)	JAC	ADC1BUF3								ADC Resu	ult Word 3 (	ADC1BUF3	(<31:0>)							0000
ADC1BUFS         31:16 / 15:0         ADC Result Word 6 (ADC1BUF6<31:0>)           ADC1BUFS         31:16 / 15:0         ADC Result Word 6 (ADC1BUF6<31:0>)           ADC1BUFS         31:16 / 15:0         ADC Result Word 7 (ADC1BUF7<31:0>)           ADC1BUFS         31:16 / 15:0         ADC Result Word 9 (ADC1BUF9<31:0>)           ADC1BUFS         31:16 / 15:0         ADC Result Word A (ADC1BUF4<31:0>)           ADC1BUFS         31:16 / 15:0         ADC Result Word A (ADC1BUF4<31:0>)           ADC1BUFS         31:16 / 15:0         ADC Result Word A (ADC1BUF4<31:0>)           ADC1BUFS         ADC Result Word A (ADC1BUF4<31:0>)           ADC1BUFS         ADC Result Word A (ADC1BUF4<31:0>)           ADC1BUFS         ADC Result Word A (ADC1BUF4<31:0>)	)B0	ADC1BUF4								ADC Resu	ult Word 4 (	ADC1BUF4	.<31:0>)						·	0000
ADC1BUF6         41:16         ADC Result Word 6 (ADC1BUF6<31:0>)           ADC1BUF         45:0         ADC Result Word 7 (ADC1BUF7<31:0>)           ADC1BUF         45:0         ADC Result Word 8 (ADC1BUF9<31:0>)           ADC1BUF9         31:16         ADC Result Word 9 (ADC1BUF9<31:0>)           ADC1BUF9         31:16         ADC Result Word A (ADC1BUFA<31:0>)           ADC1BUF9         31:16         ADC Result Word A (ADC1BUFA<31:0>)           ADC1BUF9         31:16         ADC Result Word A (ADC1BUFA<31:0>)           ADC1BUFA         ADC Result Word A (ADC1BUFA<31:0>)           ADC1BUFA         ADC Result Word A (ADC1BUFA<31:0>)	ပ္က	ADC1BUF5								ADC Resu	ult Word 5 (	ADC1BUF	(<31:0>)							0000
DC1BUF         31:16   15:0         ADC Result Word 7 (ADC1BUF7<31:0>)           DC1BUF8         31:16   31:16   15:0         ADC Result Word 8 (ADC1BUF8<31:0>)         ADC Result Word 9 (ADC1BUF9<31:0>)           DC1BUF9         31:16   15:0         ADC Result Word A (ADC1BUFA<31:0>)         ADC Result Word A (ADC1BUFA<31:0>)           DC1BUF9         31:16   15:0         ADC Result Word A (ADC1BUFA<31:0>)         ADC Result Word A (ADC1BUFA<31:0>)           This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for details.	DC	ADC1BUF6								ADC Resu	ult Word 6 (	ADC1BUF6	(<31:0>)							0000
DC1BUF8         41:16         ADC Result Word 8 (ADC1BUF8<31:0>)           15:0         ADC Result Word 9 (ADC1BUF9<31:0>)         ADC Result Word A (ADC1BUFA<31:0>)           15:0         ADC Result Word A (ADC1BUFA<31:0>)         ADC Result Word A (ADC1BUFA<31:0>)           x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.         AT is register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for details.	E									ADC Resu	ult Word 7 (	ADC1BUF7	'<31:0>)						·	0000
131:16 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0	)F0									ADC Resu	ult Word 8 (	ADC1BUF	(<31:0>)							0000
OC1BUFA 11:16    15:0   ADC Result Word A (ADC1BUFA<31:0>)	00									ADC Resu	ult Word 9 (	ADC1BUF	1<31:0>)						·	0000
	110									ADC Resu	ult Word A (	ADC1BUF	(<31:0>)							0000
	ge		unknowr register	value on F	Reset; — = I	unimpleme R, SET and	nted, read a	s '0'. Reset ers at its virti	values are : ual address,	shown in he , plus offset	exadecimal. ts of 0x4, 0x	<8 and 0xC,	respectivel	y. See <b>12.2</b>	"CLR, SEI	F and INV R	egisters" fo	or details.		

X = Unknown value on reset, — - unliniprenented, read as virtual address, plus offsets of 0X4, 0X8 and 0XC, respectively. See 12.2 "CLR, SET and INV Registers" for details.

This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0X4, 0X8 and 0XC, respectively. See 12.2 "CLR, SET and INV Registers" for details.

TAB	TABLE 24-1:		ADC REGISTER MAP (CONTIN	STER 1	MAP (CC	UNITNC	UED)												
ssə		€								Bits	ts								s
Virtual Addr (#_0878)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	steseR IIA
00.70	0420 APC4BLIEB	31:16							000	) d bao/// #/	74 PC 481 IEE	120.6676							0000
3120	AUCIDOLD	15:0							ADC NES	ADC Result Wold B (ADC IBOTB > 31.07)	(ADC IDOF	(20.1520							0000
04.50	0430 ADC4B11EC	31:16							700	(10.16./ DELIGHT) O PEOW #11.00 DOV	יאוום איי	1.0.467							0000
0016	Judi ouk	15:0							ADC NES	o nic wo in	(אספו אספי	( \0.10\)							0000
2,7	04.40	31:16							0 0	/ C P20/V1+II.	711040	10.50							0000
9140	AUCIDOFU	15:0							ADC Res	ADC Result Wold D (ADC IBOFD SSI.02)	(ADC IDUFI	(>0.16>0							0000
04.50	0150 ADC1811EE	31:16							700		331 191 70 4.	1,0.16							0000
000	100.00	15:0							SPC OCK	all wold E		( ) ( )							0000
20	7	31:16							0	/ L Pro/V/ +1	71.040	1,0,7							0000
00 6	SIOU ADCIBUL	15:0							ADC Res	ADC Result Wold F (ADC IBOFF 531:02)	(ADCIDOF	(<0.16>1							0000
		The section			L - 1			and a section	- h - m - m - h -	I - mile - France									

This register has corresponding CLR, SET and INV registers at its virtual address, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for details.  ${\bf x}$  = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### REGISTER 24-1: AD1CON1: ADC CONTROL REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0						
31:24		_	_	_	_		_	_
22.46	U-0	U-0						
23:16		_	_	_	_		_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	ON <sup>(1)</sup>	_	SIDL	_	_	F	FORM<2:0>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0, HSC	R/C-0, HSC
7:0		SSRC<2:0>		CLRASAM	_	ASAM	SAMP <sup>(2)</sup>	DONE <sup>(3)</sup>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** ADC Operating Mode bit<sup>(1)</sup>

1 = ADC module is operating

0 = ADC module is not operating

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation when the device enters Idle mode

bit 12-11 Unimplemented: Read as '0'

bit 10-8 FORM<2:0>: Data Output Format bits

111 = Signed Fractional 32-bit (DOUT = sddd dddd dd00 0000 0000 0000 0000)

101 = Signed Integer 32-bit (DOUT = ssss ssss ssss ssss ssss sssd dddd dddd)

100 = Integer 32-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)

011 = Signed Fractional 16-bit (DOUT = 0000 0000 0000 0000 sddd dddd dd00 0000)

010 = Fractional 16-bit (DOUT = 0000 0000 0000 0000 dddd dddd dd00 0000)

000 =Integer 16-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)

bit 7-5 SSRC<2:0>: Conversion Trigger Source Select bits

111 = Internal counter ends sampling and starts conversion (auto convert)

110 = Reserved

101 = Reserved

100 = Reserved

011 = CTMU ends sampling and starts conversion

010 = Timer 3 period match ends sampling and starts conversion

001 = Active transition on INT0 pin ends sampling and starts conversion

000 = Clearing SAMP bit ends sampling and starts conversion

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

- 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ '0', this bit is automatically cleared by hardware to end sampling and start conversion.
- **3:** This bit is automatically set by hardware when analog-to-digital conversion is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

### REGISTER 24-1: AD1CON1: ADC CONTROL REGISTER 1 (CONTINUED)

- bit 4 **CLRASAM:** Stop Conversion Sequence bit (when the first ADC interrupt is generated)
  - 1 = Stop conversions when the first ADC interrupt is generated. Hardware clears the ASAM bit when the ADC interrupt is generated.
  - 0 = Normal operation, buffer contents will be overwritten by the next conversion sequence
- bit 3 Unimplemented: Read as '0'
- bit 2 ASAM: ADC Sample Auto-Start bit
  - 1 = Sampling begins immediately after last conversion completes; SAMP bit is automatically set.
  - 0 = Sampling begins when SAMP bit is set
- bit 1 SAMP: ADC Sample Enable bit<sup>(2)</sup>
  - 1 = The ADC sample and hold amplifier is sampling
  - 0 = The ADC sample/hold amplifier is holding

When ASAM = 0, writing '1' to this bit starts sampling.

When SSRC = 000, writing '0' to this bit will end sampling and start conversion.

- bit 0 **DONE**: Analog-to-Digital Conversion Status bit<sup>(3)</sup>
  - 1 = Analog-to-digital conversion is done
  - 0 = Analog-to-digital conversion is not done or has not started

Clearing this bit will not affect any operation in progress.

- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ '0', this bit is automatically cleared by hardware to end sampling and start conversion.
  - **3:** This bit is automatically set by hardware when analog-to-digital conversion is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

#### REGISTER 24-2: AD1CON2: ADC CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0                U-0							
31.24	_	_	_	_	_	_	_	_
23:16	U-0                U-0							
23.10	_	_	_	_	_	_	_	_
15:8	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0
15.6		VCFG<2:0>		OFFCAL	_	CSCNA	_	_
7:0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	BUFS	_		SMP	I<3:0>		BUFM	ALTS

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-13 VCFG<2:0>: Voltage Reference Configuration bits

	VREFH	VREFL
000	AVDD	AVss
001	External VREF+ pin	AVss
010	AVDD	External VREF- pin
011	External VREF+ pin	External VREF- pin
1xx	AVDD	AVss

- bit 12 **OFFCAL:** Input Offset Calibration Mode Select bit
  - 1 = Enable Offset Calibration mode

Positive and negative inputs of the sample and hold amplifier are connected to VREFL

0 = Disable Offset Calibration mode

The inputs to the sample and hold amplifier are controlled by AD1CHS or AD1CSSL

- bit 11 Unimplemented: Read as '0'
- bit 10 CSCNA: Input Scan Select bit
  - 1 = Scan inputs
  - 0 = Do not scan inputs
- bit 9-8 Unimplemented: Read as '0'
- bit 7 BUFS: Buffer Fill Status bit
  - Only valid when BUFM = 1.
  - 1 = ADC is currently filling buffer 0x8-0xF, user should access data in 0x0-0x7
  - 0 = ADC is currently filling buffer 0x0-0x7, user should access data in 0x8-0xF
- bit 6 Unimplemented: Read as '0'
- bit 5-2 SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits

1111 = Interrupts at the completion of conversion for each 16<sup>th</sup> sample/convert sequence

1110 = Interrupts at the completion of conversion for each 15<sup>th</sup> sample/convert sequence

0001 = Interrupts at the completion of conversion for each 2<sup>nd</sup> sample/convert sequence 0000 = Interrupts at the completion of conversion for each sample/convert sequence

- bit 1 BUFM: ADC Result Buffer Mode Select bit
  - 1 = Buffer configured as two 8-word buffers, ADC1BUF7-ADC1BUF0, ADC1BUFF-ADCBUF8
  - 0 = Buffer configured as one 16-word buffer ADC1BUFF-ADC1BUF0
- bit 0 ALTS: Alternate Input Sample Mode Select bit
  - 1 = Uses Sample A input multiplexer settings for first sample, then alternates between Sample B and Sample A input multiplexer settings for all subsequent samples
  - 0 = Always use Sample A input multiplexer settings

### REGISTER 24-3: AD1CON3: ADC CONTROL REGISTER 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24		-	-	_	_		_	_	
00.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	_	_	_	_	_	_	_	_	
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	ADRC	_	_	SAMC<4:0> <sup>(1)</sup>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	R/W-0	
7:0		_		ADCS<	7:0> <sup>(2)</sup>				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ADRC: ADC Conversion Clock Source bit

1 = Clock derived from FRC

0 = Clock derived from Peripheral Bus Clock (PBCLK)

bit 14-13 Unimplemented: Read as '0'

bit 12-8 **SAMC<4:0>:** Auto-Sample Time bits<sup>(1)</sup>

11111 = **31** TAD

•

•

00001 = 1 TAD

00000 = 0 TAD (Not allowed)

bit 7-0 ADCS<7:0>: ADC Conversion Clock Select bits<sup>(2)</sup>

11111111 = TPB • 2 • (ADCS<7:0> + 1) = 512 • TPB = TAD

•

•

00000001 =TPB • 2 • (ADCS<7:0> + 1) = 4 • TPB = TAD 00000000 =TPB • 2 • (ADCS<7:0> + 1) = 2 • TPB = TAD

**Note 1:** This bit is only used if the SSRC<2:0> bits (AD1CON1<7:5>) = 111.

2: This bit is not used if the ADRC (AD1CON3<15>) bit = 1.

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

#### REGISTER 24-4: AD1CHS: ADC INPUT SELECT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.04	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24	CH0NB	_	_	— CH0SB<4:0>					
00.40	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	CH0NA	_	_	CH0SA<4:0>					
45.0	U-0                U-0								
15:8	_	_	_	_	_		_	_	
7.0	U-0                U-0								
7:0	_	_	_	_	_	1	_	_	

1 = Channel 0 negative input is AN10 = Channel 0 negative input is VREFL

CH0NB: Negative Input Select bit for Sample B

bit 30-29 Unimplemented: Read as '0'

bit 28-24 CH0SB<4:0>: Positive Input Select bits for Sample B

11111 = Reserved

.

Legend:

bit 31

R = Readable bit

-n = Value at POR

\_

10010 = Reserved

10001 = Channel 0 positive input is VDD/2

10000 = Reserved

01111 = Reserved

01110 = Channel 0 positive input is IVREF<sup>(1)</sup>

01101 = Channel 0 positive input is CTMU temperature sensor (CTMUT)<sup>(2)</sup>

W = Writable bit

'1' = Bit is set

01100 = Channel 0 positive input is AN12<sup>(3)</sup>

•

00001 = Channel 0 positive input is AN1

00000 = Channel 0 positive input is AN0

bit 23 CHONA: Negative Input Select bit for Sample A Multiplexer Setting<sup>(1)</sup>

1 = Channel 0 negative input is AN1

0 = Channel 0 negative input is VREFL

bit 22-21 Unimplemented: Read as '0'

Note 1: See 26.0 "Comparator Voltage Reference (CVREF)" for more information.

2: See 28.0 "Charge Time Measurement Unit (CTMU)" for more information.

3: AN12 is only available on 44-pin devices. AN6-AN8 are not available on 28-pin devices.

### REGISTER 24-4: AD1CHS: ADC INPUT SELECT REGISTER (CONTINUED)

```
bit 20-16 CH0SA<4:0>: Positive Input Select bits for Sample A Multiplexer Setting

11111 = Reserved

10010 = Reserved
10001 = Channel 0 positive input is VDD/2
10000 = Reserved
01111 = Reserved
01110 = Channel 0 positive input is IVREF<sup>(1)</sup>
01101 = Channel 0 positive input is CTMU temperature sensor (CTMUT)<sup>(2)</sup>
01100 = Channel 0 positive input is AN12<sup>(3)</sup>

•

•

00001 = Channel 0 positive input is AN1
00000 = Channel 0 positive input is AN0

bit 15-0 Unimplemented: Read as '0'
```

- Note 1: See 26.0 "Comparator Voltage Reference (CVREF)" for more information.
  - 2: See 28.0 "Charge Time Measurement Unit (CTMU)" for more information.
  - 3: AN12 is only available on 44-pin devices. AN6-AN8 are not available on 28-pin devices.

### REGISTER 24-5: AD1CSSL: ADC INPUT SCAN SELECT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0                U-0							
31:24	_	_	_	-		-	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
23:16	_	_	_	-	_		CSSL17	-
45.0	R/W-0              R/W-0							
15:8	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
7.0	R/W-0              R/W-0							
7:0	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-18 Unimplemented: Read as '0'

bit 17 CSSL17: ADC Input Pin Scan Select VDD/2 bit

1 = Select to scan VDD/2

0 = Skip for input scan

bit 16 Unimplemented: Read as '0'

bit 15 CSSL15: ADC Input Pin Scan Select AVss bit

1 = Select to scan AVss

0 = Skip for input scan

bit 14 CSSL14: ADC Input Pin Scan Select IVREF bit

1 = Select to scan IVREF

0 = Skip for input scan

bit 13 CSSL13: ADC Input Pin Scan Select CTMU Temperature Sensor Diode bit

1 = Select to scan temperature diode

0 = Skip for input scan

bit 12-0 CSSL<12:0>: ADC Input Pin Scan Select ANx ('x' = 0-12) bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

**Note:** On devices with less than 13 analog inputs, all CSSLx bits can be selected; however, inputs selected for scan without a corresponding input on the device will convert to VREFL.

NOTES:			

### 18.0 OUTPUT COMPARE

Note:


This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 16. "Output Compare"** (DS60001111), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Output Compare module is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the Output Compare module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the Output Compare module generates an event based on the selected mode of operation.

The following are some of the key features of the Output Compare module:

- · Multiple Output Compare Modules in a device
- Programmable interrupt generation on compare event
- · Single and Dual Compare modes
- · Single and continuous output pulse generation
- · Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Can operate from either of two available 16-bit time bases or a single 32-bit time base

#### FIGURE 18-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



- **Note 1:** Where 'x' is shown, reference is made to the registers associated with the respective output compare channels, 1 through 5.
  - 2: The OCFA pin controls the OC1-OC4 channels. The OCFB pin controls the OC5 channel.

18.1 Output Compare Control Registers

TABLE 18-1: OUTPUT COMPARE 1-OUTPUT COMPARE 5 REGISTER MAP

	steseЯ IIA	000	0000	XX X	X X	000	0000	XXXX	X X	000	000	X X	X X	000	0000	X X	XX X	0000	000	X X	XX X	-
	16/0	Ι				I				1				Ι				1				
	17/1	1	OCM<2:0>			1	OCM<2:0>			I	OCM<2:0>			1	OCM<2:0>			1	OCM<2:0>			
	18/2	I				I				I				Ι				1				
	19/3	1	OCTSEL			I	OCTSEL			Ι	OCTSEL			Ι	OCTSEL			I	OCTSEL			
	20/4	1	OCFLT			I	OCFLT			I	OCFLT			Ι	OCFLT			I	OCFLT			
	21/5	1	OC32			1	OC32			I	OC32			I	OC32			I	OC32			
	22/6	1	-			1	1			I	1			I	1			I	1			
Bits	23/7	1	1	OC1R<31:0>	OC1RS<31:0>	Ι	1	OC2R<31:0>	OC2RS<31:0>	I	Ι	OC3R<31:0>	OC3RS<31:0>	I	1	OC4R<31:0>	OC4RS<31:0>	1	I	OC5R<31:0>	OC5RS<31:0>	
	24/8	Ι	1	OC1R	OC1R	I	1	OC2R	OC2R	I	I	OC3R	OC3R	Ι	1	OC4R	0C4R	I	Ι	OC5R	OC5R	
	25/9	Ι	1			I	1			I	I			Ι	1			I	Ι			
	26/10	Ι	Ι			I	1			I	Ι			I	1			I	Ι			
	27/11	Ι	1			I	1			I	I			I	1			I	Ι			
[	28/12	Ι	Ι			I	1			I	Ι			I	1			I	Ι			
	29/13	Ι	SIDL			I	SIDL			I	SIDL			I	SIDL			I	SIDL			
	30/14	Ι	-			Ι	1			I	Ι			Ι	1			1	Ι			
	31/15	Ι	NO			Ι	NO			1	NO			1	NO			1	NO			
	Bit Range	31:16	15:0	31:16 15:0	31:16 15:0	31:16	15:0	31:16 15:0	31:16 15:0	31:16	15:0	31:16	31:16 15:0	31:16	15:0	31:16 15:0	31:16 15:0	31:16	15:0	31:16 15:0	31:16	
2	Register Name <sup>(1)</sup>	0000	OCTOON	OC1R	OC1RS			OC2R	OC2RS			OC3R	ocars		0.400N	OC4R	OC4RS		NOOSOO	OC5R	OC5RS	
ss	Virtual Addre (#_0878)	d	3000	3010	3020	0000	3200	3210	3220	000	9	3410	3420	000	2000	3610	3620	d	3800	3810	3820	

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information. x= unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### REGISTER 18-1: OCXCON: OUTPUT COMPARE 'x' CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	_	_	_	_	_	-	-
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		_	_	_	_	-	_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON <sup>(1)</sup>	_	SIDL	_	_	_	_	_
7.0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	7.0 —		OC32	OCFLT <sup>(2)</sup> OCTSEL OCM<2:0>				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Output Compare Peripheral On bit<sup>(1)</sup>

1 = Output Compare peripheral is enabled

0 = Output Compare peripheral is disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue module operation when the device enters Idle mode

0 = Continue module operation when the device enters Idle mode

bit 12-6 **Unimplemented:** Read as '0'

bit 5 OC32: 32-bit Compare Mode bit

1 = OCxR<31:0> and/or OCxRS<31:0> are used for comparisons to the 32-bit timer source

0 = OCxR<15:0> and OCxRS<15:0> are used for comparisons to the 16-bit timer source

bit 4 OCFLT: PWM Fault Condition Status bit(2)

1 = PWM Fault condition has occurred (cleared in hardware only)

0 = No PWM Fault condition has occurred

bit 3 OCTSEL: Output Compare Timer Select bit

1 = Timer3 is the clock source for this Output Compare module

0 = Timer2 is the clock source for this Output Compare module

bit 2-0 OCM<2:0>: Output Compare Mode Select bits

111 = PWM mode on OCx; Fault pin enabled

110 = PWM mode on OCx; Fault pin disabled

101 = Initialize OCx pin low; generate continuous output pulses on OCx pin

100 = Initialize OCx pin low; generate single output pulse on OCx pin

011 = Compare event toggles OCx pin

010 = Initialize OCx pin high; compare event forces OCx pin low

001 = Initialize OCx pin low; compare event forces OCx pin high

000 = Output compare peripheral is disabled but continues to draw current

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

2: This bit is only used when OCM<2:0> = '111'. It is read as '0' in all other modes.

			<u> </u>
NOTES:			

### 25.0 COMPARATOR

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data Section refer to "Comparator" (DS60001110), which is available from the Documentation > Reference Manual section the PIC32 Microchip web (www.microchip.com/pic32).


The Analog Comparator module contains three comparators that can be configured in a variety of ways.

The following are key features of the Comparator module:

- · Selectable inputs available include:
  - Analog inputs multiplexed with I/O pins
  - On-chip internal absolute voltage reference (IVREF)
  - Comparator voltage reference (CVREF)
- · Outputs can be Inverted
- · Selectable interrupt generation

A block diagram of the comparator module is provided in Figure 25-1.

### FIGURE 25-1: COMPARATOR BLOCK DIAGRAM



25.1 Comparator Control Registers
TABLE 25-1: COMPARATOR REGISTER MAP

s	Peseta	0000	0003	0000	0003	0000	0003	0000	0000	
	16/0	I	CCH<1:0>	_	CCH<1:0>	_	CCH<1:0>	_	C10UT	
	17/1	I	CCH	_	CCH	_	CCH	_	C2OUT	
	18/2	Ι	1	_	_	_	_	_	C3OUT	
	19/3	I	I	_	_	_	_	_	1	
	20/4	I	CREF	Ι	CREF	Ι	CREF	Ι	1	
	21/5	I	I	_	_	_	_	_	I	
	22/6		EVPOL<1:0>	_	EVPOL<1:0>	_	EVPOL<1:0>	_	1	
Bits	23/7	I	EVPOI	_	EVPOI	_	EVPOI	_	1	
Bi	24/8	I	COUT	-	LOOD	-	LOOD	-	I	
	25/9	I	I	_	_	_	_	_	1	I all annual last
	26/10	I	I	-	Ι	-	Ι	-	I	A
	27/11	I	Ι	Ι	Ι	Ι	Ι	Ι	1	
	28/12	I	Ι	Ι	Ι	1 1		Ι	1	L - 4-
	29/13	I	CPOL	Ι	CPOL	Ι	CPOL	Ι	SIDL	
	30/14		COE	Ι	COE	Ι	COE	Ι	1	
	31/15		NO	I	NO	I	NO	I	1	
€	Bit Range		15:0	31:16	15:0	31:16	15:0	31:16	15:0	
	Register Name <sup>(1)</sup>	31:16			AU CINIZOCIA	INCOCKAC		TATOMO		
	Virtual Addr (#_0878)		A000	0.70	200	000	A020	0900	A000	1

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information. Legend: Note 1:

### REGISTER 25-1: CMXCON: COMPARATOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	_	_	-	_	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		_	_	_	_		_	_
45.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R-0
15:8	ON <sup>(1)</sup>	COE	CPOL <sup>(2)</sup>	_	_	_	_	COUT
7.0	R/W-1	R/W-1	U-0	R/W-0	U-0	U-0	R/W-1	R/W-1
7:0	EVPOL<1:0>		_	CREF	_		CCH	<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 ON: Comparator ON bit<sup>(1)</sup>
  - 1 = Module is enabled. Setting this bit does not affect the other bits in this register
  - 0 = Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register
- bit 14 COE: Comparator Output Enable bit
  - 1 = Comparator output is driven on the output CxOUT pin
  - 0 = Comparator output is not driven on the output CxOUT pin
- bit 13 **CPOL:** Comparator Output Inversion bit<sup>(2)</sup>
  - 1 = Output is inverted
  - 0 = Output is not inverted
- bit 12-9 **Unimplemented:** Read as '0'
- bit 8 **COUT:** Comparator Output bit
  - 1 = Output of the Comparator is a '1'
  - 0 = Output of the Comparator is a '0'
- bit 7-6 **EVPOL<1:0>:** Interrupt Event Polarity Select bits
  - 11 = Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output
  - 10 = Comparator interrupt is generated on a high-to-low transition of the comparator output
  - 01 = Comparator interrupt is generated on a low-to-high transition of the comparator output
  - 00 = Comparator interrupt generation is disabled
- bit 5 **Unimplemented:** Read as '0'
- bit 4 CREF: Comparator Positive Input Configure bit
  - 1 = Comparator non-inverting input is connected to the internal CVREF
  - 0 = Comparator non-inverting input is connected to the CxINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Negative Input Select bits for Comparator
  - 11 = Comparator inverting input is connected to the IVREF
  - 10 = Comparator inverting input is connected to the CxIND pin
  - 01 = Comparator inverting input is connected to the CxINC pin
  - 00 = Comparator inverting input is connected to the CxINB pin
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: Setting this bit will invert the signal to the comparator interrupt generator as well. This will result in an interrupt being generated on the opposite edge from the one selected by EVPOL<1:0>.

#### REGISTER 25-2: CMSTAT: COMPARATOR STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0                U-0							
31.24	-	_	-	_			-	_
22.46	U-0                U-0							
23:16	_	_	_	_		_	_	_
15:8	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	SIDL	_		_	_	
7.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
7:0	_	_	_	_	_	C3OUT	C2OUT	C10UT

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Control bit

1 = All Comparator modules are disabled when the device enters Idle mode

0 = All Comparator modules continue to operate when the device enters Idle mode

bit 12-3 **Unimplemented:** Read as '0'

bit 2 C3OUT: Comparator Output bit

1 = Output of Comparator 3 is a '1'

0 = Output of Comparator 3 is a '0'

bit 1 C2OUT: Comparator Output bit

1 = Output of Comparator 2 is a '1'

0 = Output of Comparator 2 is a '0'

bit 0 C10UT: Comparator Output bit

1 = Output of Comparator 1 is a '1'

0 = Output of Comparator 1 is a '0'

# 26.0 COMPARATOR VOLTAGE REFERENCE (CVREF)

Note: This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109), which is available from the Documentation > Reference Manual

section of the Microchip PIC32 web site

The CVREF module is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them.

(www.microchip.com/pic32).


The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/Vss or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

The comparator voltage reference has the following features:

- · High and low range selection
- · Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- · Output can be connected to a pin

A block diagram of the module is shown in Figure 26-1.





26.1 Comparator Voltage Reference Control Register

**COMPARATOR VOLTAGE REFERENCE REGISTER MAP** 

9	steseR IIA	0000	0000
	1030 IIV	0 0	0 0
	16/0	I	
	17/1	1	3:0>
	18/2	1	CVR<3:0>
	19/3		
	20/4	I	CVRSS
	21/5	I	CVROE CVRS CVRSS
	22/6	I	CVROE
	23/7	I	I
Bits	24/8	I	1
	25/9	I	1
	26/10	1	_
	27/11	1	_
	28/12	1	1
	29/13	1	_
	30/14	1	_
	31/15		NO
•	Bit Range	31:16	15:0
	Register Name <sup>(1)</sup>	14000	2002
ssə	virtual Addr (#_0878)	0000	2000

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information. x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 26-1**:

### REGISTER 26-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0                U-0							
		_	_	_	_	_	_	_
23:16	U-0                U-0							
		_	_	_	_	_	_	_
15:8	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	ON <sup>(1)</sup>	_	_	_	_	_	_	_
7:0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		CVROE	CVRR	CVRSS	CVR<3:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Comparator Voltage Reference On bit<sup>(1)</sup>

1 = Module is enabled

Setting this bit does not affect other bits in the register.

0 = Module is disabled and does not consume current.

Clearing this bit does not affect the other bits in the register.

bit 14-7 Unimplemented: Read as '0'

bit 6 CVROE: CVREFOUT Enable bit

1 = Voltage level is output on CVREFOUT pin

0 = Voltage level is disconnected from CVREFOUT pin

bit 5 CVRR: CVREF Range Selection bit

1 = 0 to 0.67 CVRSRC, with CVRSRC/24 step size

0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size

bit 4 CVRSS: CVREF Source Selection bit

1 = Comparator voltage reference source, CVRSRC = (VREF+) - (VREF-)

0 = Comparator voltage reference source, CVRSRC = AVDD - AVSS

bit 3-0 **CVR<3:0>:** CVREF Value Selection  $0 \le CVR<3:0> \le 15$  bits

When CVRR = 1:

CVREF = (CVR<3:0>/24) • (CVRSRC)

When CVRR = 0:

CVREF = 1/4 • (CVRSRC) + (CVR<3:0>/32) • (CVRSRC)

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

NOTES:		

# 27.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

Note: the This data sheet summarizes features of the PIC32MX1XX/2XX XLP family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 38. "High/Low-Voltage Detect (HLVD)", which is available from the Documentation > Reference Manual section the Microchip PIC32 web site (www.microchip.com/pic32).


The High/Low-Voltage Detect (HLVD) module is a programmable circuit that can be used to specify both the device voltage trip point and the direction of change. When enabled, a HLVD event will reset the chip. This module is used to ensure the supply voltage is sufficient for programming.

The HLVD module is an interrupt-driven supply-level detection. The voltage detection monitors the internal power supply.

The HLVD module provides the following features:

- · Detection hysteresis
- Detection of low-to-high or high-to-low voltage changes
- · Generation of a HLVD Interrupt
- · LVDIN pin to provide external voltage trip point

FIGURE 27-1: PROGRAMMABLE HLVD MODULE BLOCK DIAGRAM



0000

ateseR IIA

# 27.1 Control Registers

TABLE 27-1: HIGH/LOW-VOLTAGE DETECT REGISTER MAP

		00	00
	16/0	1	
	17/1	1	<3:0>
	18/2	1	HLVDL<3:0>
	19/3	I	
	20/4	1	-
	21/5	I	Ι
	22/6	I	-
	23/7	ı	I
Bits	24/8	1	HLVDET
	25/9	1	Ι
	26/10	1	VDIR BGVST
	27/11	1	NDIR
	28/12	1	_
	29/13	1	_
	30/14	1	_
	31/15	1	NO
•	Bit Range	31:16	15:0
	Register Name <sup>(1)</sup>	140000	
	Virtual Addr (#_0878)	1000	200

The register in this table has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 13.2 "CLR, SET, and INV Registers" for more information.  $\mathrm{x}$  = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal

Legend:

REGISTER 27-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04:04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0
15:8	ON	_	_	_	VDIR <sup>(1)</sup>	BGVST	_	HLVDET
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	_	_		HLVDL<	3:0>(1)	

Legend:HS = Hardware SetHC = Hardware ClearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: HLVD Module Enable bit

1 = HLVD module is enabled

0 = HLVD module is disabled

bit 14-12 Unimplemented: Read as '0'

bit 11 **VDIR:** Voltage Change Direction Select bit<sup>(1)</sup>

1 = Event occurs when voltage equals or exceeds trip point (HLVDL<3:0>)

0 = Event occurs when voltage equals or falls below trip point (HLVDL<3:0>)

bit 10 BGVST: Band Gap Reference Voltages Stable Status bit

1 = Indicates internal band gap voltage references is stable

0 = Indicates internal band gap voltage reference is not stable

This bit is readable when the HLVD module is disabled (ON = 0).

bit 9 Unimplemented: Read as '0'

bit 8 **HLVDET:** High/Low-Voltage Detection Event Status bit

1 = Indicates HLVD Event interrupt is active

0 = Indicates HLVD Event interrupt is not active

bit 7-4 **Unimplemented:** Read as '0'

Note 1: To avoid false HLVD events, all HLVD module setting changes should occur only when the module is disabled (ON = 0). See Table 33-6 in the "Electrical Characteristics" chapter for the actual trip points.

### REGISTER 27-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

```
bit 3-0 HLVDL<3:0>: High/Low-Voltage Detection Limit Select bits<sup>(1)</sup>
```

- 1111 = External LVDIN pin
- 1110 = Reserved; do not use
- 1101 = Reserved; do not use
- 1100 = Reserved; do not use
- 1011 = Reserved; do not use
- 1010 = Selects Trip Point 2.50V (Typ.)
- 1001 = Selects Trip Point 2.60V (Typ.)
- 1000 = Selects Trip Point 2.81V (Typ.)
- 0111 = Selects Trip Point 2.92V (Typ.)
- 0110 = Selects Trip Point 3.13V (Typ.)
- 0101 = Selects Trip Point 3.44V (Typ.)
- 0100 = Selects Trip Point 3.59V (Typ.)
- 0011 = Reserved; do not use
- 0010 = Reserved; do not use
- 0001 = Reserved: do not use
- 0000 = Reserved; do not use

Note 1: To avoid false HLVD events, all HLVD module setting changes should occur only when the module is disabled (ON = 0). See Table 33-6 in the "Electrical Characteristics" chapter for the actual trip points.

# 28.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 37. "Charge Time Measurement Unit (CTMU)"** (DS60001167), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).


The Charge Time Measurement Unit (CTMU) is a flexible analog module that has a configurable current source with a digital configuration circuit built around it. The CTMU can be used for differential time measurement between pulse sources and can be used for generating an asynchronous pulse. By working with other on-chip analog modules, the CTMU can be used for high resolution time measurement, measure capacitance, measure relative changes in capacitance or generate output pulses with a specific time delay. The CTMU is ideal for interfacing with capacitive-based sensors.

The CTMU module includes the following key features:

- Up to 13 channels available for capacitive or time measurement input
- · On-chip precision current source
- · 16-edge input trigger sources
- · Selection of edge or level-sensitive inputs
- · Polarity control for each edge source
- · Control of edge sequence
- · Control of response to edges
- · High precision time measurement
- Time delay of external or internal signal asynchronous to system clock
- · Integrated temperature sensing diode
- · Control of current source during auto-sampling
- · Four current source ranges
- · Time measurement resolution of one nanosecond

A block diagram of the CTMU is shown in Figure 28-1.





# 28.1 CTMU Control Registers

**CTMU REGISTER MAP** 

**TABLE 28-1**:

9	steseЯ IIA	0000	0000
	16/0	-	IRNG<1:0> 0000
	17/1	1	IRNG
	18/2		
	19/3	EDG2SEL<3:0>	
	20/4	EDG28	<2:0>
	21/5		ITRIM<5:0>
	22/6	EDG2POL	
	23/7	EDG2MOD	
Bits	24/8	EDG2STAT EDG1STAT EDG2MOD EDG2POL	CTTRIG
	25/9	<b>EDG2STAT</b>	IDISSEN
	26/10		EDGSEQEN IDISSEN CTTRIG
	27/11	1SEL<3:0>	EDGEN
	28/12	EDG18	TGEN
	29/13		CTMUSIDL
	30/14	EDG1POL	I
	31/15	EDG1MOD	NO
•	Bit Range	31:16	15:0
	Register Name <sup>(1)</sup>	NOO! INTO	
	Virtual Addr (#_0878)	000	7500

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information.

### REGISTER 28-1: CTMUCON: CTMU CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	EDG1MOD	EDG1POL		EDG1S	EL<3:0>		EDG2STAT	EDG1STAT
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
23.10	EDG2MOD	EDG2POL		EDG2S	_	_		
15:8	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6	ON	_	CTMUSIDL	TGEN <sup>(1)</sup>	EDGEN	EDGSEQEN	IDISSEN <sup>(2)</sup>	CTTRIG
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0			ITRIM	1<5:0>			IRNG	<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 EDG1MOD: Edge1 Edge Sampling Select bit

1 = Input is edge-sensitive

0 = Input is level-sensitive

bit 30 EDG1POL: Edge 1 Polarity Select bit

1 = Edge1 programmed for a positive edge response

0 = Edge1 programmed for a negative edge response

bit 29-26 EDG1SEL<3:0>: Edge 1 Source Select bits

1111 = C3OUT pin is selected

1110 = C2OUT pin is selected

1101 = C1OUT pin is selected

1100 = IC3 Capture Event is selected

1011 = IC2 Capture Event is selected

1010 = IC1 Capture Event is selected

1001 = CTED8 pin is selected

1000 = CTED7 pin is selected

0111 = CTED6 pin is selected

0110 = CTED5 pin is selected

0101 = CTED4 pin is selected

0100 = CTED3 pin is selected

0011 = CTED1 pin is selected

0010 = CTED2 pin is selected

0001 = OC1 Compare Event is selected

0000 = Timer1 Event is selected

bit 25 EDG2STAT: Edge2 Status bit

Indicates the status of Edge2 and can be written to control edge source

1 = Edge2 has occurred

0 = Edge2 has not occurred

- Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
  - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
  - 3: Refer to the CTMU Current Source Specifications (Table 33-43) in 33.0 "Electrical Characteristics" for current values.
  - 4: This bit setting is not available for the CTMU temperature diode.

### REGISTER 28-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED) EDG1STAT: Edge1 Status bit bit 24 Indicates the status of Edge1 and can be written to control edge source 1 = Edge1 has occurred 0 = Edge1 has not occurred bit 23 EDG2MOD: Edge2 Edge Sampling Select bit 1 = Input is edge-sensitive 0 = Input is level-sensitive bit 22 **EDG2POL:** Edge 2 Polarity Select bit 1 = Edge2 programmed for a positive edge response 0 = Edge2 programmed for a negative edge response bit 21-18 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = C3OUT pin is selected 1110 = C2OUT pin is selected 1101 = C1OUT pin is selected 1100 = PBCLK clock is selected 1011 = IC3 Capture Event is selected 1010 = IC2 Capture Event is selected 1001 = IC1 Capture Event is selected 1000 = CTED13 pin is selected 0111 = CTED12 pin is selected 0110 = CTED11 pin is selected 0101 = CTED10 pin is selected 0100 = CTED9 pin is selected 0011 = CTED1 pin is selected

- bit 17-16 Unimplemented: Read as '0'
- bit 15 ON: ON Enable bit
  - 1 = Module is enabled

0010 = CTED2 pin is selected

0001 = OC1 Compare Event is selected 0000 = Timer1 Event is selected

- 0 = Module is disabled
- bit 14 **Unimplemented:** Read as '0'
- bit 13 CTMUSIDL: Stop in Idle Mode bit
  - 1 = Discontinue module operation when the device enters Idle mode
  - 0 = Continue module operation when the device enters Idle mode
- bit 12 **TGEN:** Time Generation Enable bit<sup>(1)</sup>
  - 1 = Enables edge delay generation
  - 0 = Disables edge delay generation
- bit 11 EDGEN: Edge Enable bit
  - 1 = Edges are not blocked
  - 0 = Edges are blocked
- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
  - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
  - 3: Refer to the CTMU Current Source Specifications (Table 33-43) in 33.0 "Electrical Characteristics" for current values.
  - **4:** This bit setting is not available for the CTMU temperature diode.

### REGISTER 28-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED) EDGSEQEN: Edge Sequence Enable bit 1 = Edge1 must occur before Edge2 can occur 0 = No edge sequence is needed bit 9 IDISSEN: Analog Current Source Control bit(2) 1 = Analog current source output is grounded 0 = Analog current source output is not grounded bit 8 CTTRIG: Trigger Control bit 1 = Trigger output is enabled 0 = Trigger output is disabled bit 7-2 ITRIM<5:0>: Current Source Trim bits 011111 = Maximum positive change from nominal current 011110 000001 = Minimum positive change from nominal current 000000 = Nominal current output specified by IRNG<1:0> 111111 = Minimum negative change from nominal current 100010 100001 = Maximum negative change from nominal current IRNG<1:0>: Current Range Select bits<sup>(3)</sup> bit 1-0 11 = 100 times base current (typical 55 $\mu$ A) 10 = 10 times base current (typical 5.5 $\mu$ A) 01 = Base current level (typical 0.55 $\mu$ A) 00 = 1000 times base current<sup>(4)</sup> (typical 550 μA)

- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
  - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
  - 3: Refer to the CTMU Current Source Specifications (Table 33-43) in 33.0 "Electrical Characteristics" for current values.
  - **4:** This bit setting is not available for the CTMU temperature diode.

NOTES:	 	 	

### 29.0 POWER-SAVING FEATURES

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 10.** "**Power-Saving Features**" (DS60001130), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This chapter describes power-saving features for the PIC32MX1XX/2XX 28/44-pin XLP Family. The PIC32 devices offer a total of nine methods and modes, organized into two categories, that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

### 29.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK and by individually disabling modules. These methods are grouped into the following categories:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers
- LPRC Run mode: the CPU is clocked from the LPRC clock source
- Sosc Run mode: the CPU is clocked from the Sosc clock source

In addition, the Peripheral Bus Scaling mode is available where peripherals are clocked at the programmable fraction of the CPU clock (SYSCLK).

### 29.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which Halt the clock to the CPU. These modes operate with all clock sources, as follows:

- Posc Idle mode: the system clock is derived from the Posc. The system clock source continues to operate. Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.
- Sosc Idle mode: the system clock is derived from the Sosc. Peripherals continue to operate, but can optionally be individually disabled.

- LPRC Idle mode: the system clock is derived from the LPRC. Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.
- Sleep mode: the CPU, the system clock source and any peripherals that operate from the system clock source are Halted. Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

### 29.3 Power-Saving Operation

Peripherals and the CPU can be Halted or disabled to further reduce power consumption.

### 29.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are Halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- · The CPU is halted
- The system clock source is typically shutdown.
   See 29.3.3 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode
- The BOR circuit remains operative during Sleep mode if the BOREN bit (DEVCFG2<20> = 1
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep
- The USB module can override the disabling of the Posc or FRC. Refer to the USB section for specific details.
- Modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset
- · On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the PBCLK will start running and the device will enter into Idle mode.

### 29.3.2 IDLE MODE

In Idle mode, the CPU is Halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is Halted. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

- Note 1: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in the PB divisor ratio.
  - 2: Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator start-up delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN (OSCCON<4>) bit is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- · On any form of device Reset
- · On a WDT time-out interrupt

# 29.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The Peripheral Bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as the USB, Interrupt Controller, DMA, and the bus matrix are clocked directly from SYSCLK. As a result, they are not affected by PBCLK divisor changes.

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode, this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power, the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements, such as baud rate accuracy, should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

### 29.3.4 DEEP SLEEP MODE

Deep Sleep mode brings the device into its lowest power consumption state without requiring the use of external switches to remove power from the device.

### Deep Sleep

In this mode, the CPU, RAM and most peripherals are powered down. Power is maintained to the DSGPR0 register and one or more of the RTCC, DSWDT and DSGPR1 through DSGPR32 registers.

Which of these peripherals is active depends on the state of the following register bits when Deep Sleep mode is entered:

### • RTCDIS (DSCON<12>)

This bit must be set to disable the RTCC in Deep Sleep mode (see Register 29-1).

### • DSWDTEN (DEVCFG2<30>)

This Configuration bit must be set to enable the DSWDT register in Deep Sleep mode (see Register 30-3)

### • DSGPREN (DSCON<13>)

This bit must be set to enable the DSGPR1 through DSGPR32 registers in Deep Sleep mode (see Register 29-1).

Note:

The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, the Deep Sleep Control registers must be written twice.

In addition to the conditionally enabled peripherals described above, the  $\overline{\text{MCLR}}$  filter and INT0 pin are enabled in Deep Sleep mode.

### 29.3.5 XLP POWER-SAVING MODES

Figure 29-1 shows a block diagram of the system domain for XLP devices and the related power-saving features. The various blocks are controlled by the following Configuration bit settings and SFRs:

- DSBOREN (DEVCFG2<20>)
- DSEN (DSCON<15>)
- DSGPREN (DSCON<13>)
- DSWDTEN (DEVCFG2<30>)
- DSWDTOSC (DEVCFG2<29>)
- RELEASE (DSCON<0>)
- RTCCLKSEL (RTCCON <9:8>)
- RTCDIS (DSCON<12>)
- SLPEN (OSCCON<4>)
- VREGS (PWRCON<0>)

**FIGURE 29-1: XLP DEVICE BLOCK DIAGRAM** RTCDIS Timers SOSCI LPRC Low-Power RTCC VREG SOSC DSWDT SOSCO DSBOREN **DSBOR** DSWDTEN DSWDTOSC POR BOR DSGPR1-32 - DSGPREN MCLR DSGPR0 MCLR Deep Sleep Persistent General Purpose Registers Monitors Regulators Main VREG SRAM Peripherals Flash VREG → Idle/Sleep (SLPEN) DSEN Program Flash Memory VRĖGS RELEASE I/O Lock Logic Peripheral I/O

POWER-SAVING MODES REGISTER SUMMARY Deep Sleep (DSCTRL) Control Registers 29.4

March   Marc	DSGPR4   15:0   DSGPR4   15:0   DSGPR4   15:0   DSGPR4   15:0   DSGPR4   15:0   DSGPR4   15:0   DSGPR4   15:0   DSGPR4   15:0   DSGPR5   15:0   DSGPR6   15:	<del>                                     </del>	28/12 — — — — — — — — — — — — — — — — — — —	27/11	26/10	25/9		23/7	22/6							(1) <sub>Sj</sub>
11-10   11-1	DSCON 31:16  DSWAKE 31:16  DSGPR0(1) 31:16  DSGPR1 31:16  DSGPR2 31:16  DSGPR3 31:16  DSGPR4 31:16  DSGPR6 31:16  DSGPR6 31:16  DSGPR6 31:16  DSGPR6 31:16  DSGPR7 31:16  DSGPR7 31:16  DSGPR8 31:16  DSGPR8 31:16  DSGPR8 31:16	<del>                                     </del>	RTCDIS -	1						21/5	20/4	19/3	18/2	17/1	16/0	əsəЯ IIA
15.0   DSCH   1.0   DSCHPEN   RTCDIS   1.0   1	DSWAKE 31:16  DSGPR0(1) 31:16  DSGPR1 31:16  DSGPR2 31:16  DSGPR3 31:16  DSGPR4 31:16  DSGPR5 31:16  DSGPR6 31:16  DSGPR6 31:16  DSGPR6 31:16  DSGPR7 31:16  DSGPR7 31:16	<del>                                     </del>	RTCDIS — — — — — — — — — — — — — — — — — — —		1	1	1	I	1	I	I	1	1	1	1	0000
Name   2011   Name   2011   Name   2011   Name   Name   2011   Name	DSGPR0(1) DSGPR1 DSGPR2 DSGPR3 DSGPR4 DSGPR6 DSGPR6		1 1		I	I	RTCCWDIS	I	1	I	I	I	WAKEDIS	_	RELEASE	000×
150	DSGPR0(1) DSGPR1 DSGPR3 DSGPR4 DSGPR6 DSGPR6		1	1	1	1	1	1	I	I	I	1	I	I	I	0000
DSGPRQIII         3 Title         Deep Steep Persistent General Purpose bits <11:6>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <11:6>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <11:6>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <15:0>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <15:0>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <15:0>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <15:0>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <15:0>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <15:0>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <15:0>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <15:0>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <15:0>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <15:0>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <15:0>           DSGPRII         3 Title         Deep Steep Persistent General Purpose bits <15:0>	DSGPR0(1) DSGPR1 DSGPR3 DSGPR4 DSGPR6 DSGPR6			ı	ı	1	DSINT0	DSFLT	I	I	DSWDT	DSRTC	DSMCLR	-	I	0000
150         Deep Sleep Persistent General Purpose bits <150>           DSGPRI         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR2         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR3         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR4         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR5         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR6         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR7         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR6         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR7         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR7         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR8         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR9         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR9         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR9         31.16         Deep Sleep Persistent General Purpose bits <150>           DSGPR9         31.16         Deep Sleep Persistent	DSGPR1 DSGPR3 DSGPR4 DSGPR4 DSGPR6 DSGPR6				Dee	sp Sleep	Persistent Ge	neral Purp	ose bits <3	1:16>						0000
DSGPR1         311.6         Deep Sleep Persistent General Purpose bits 431.6>           DSGPR2         311.6         Deep Sleep Persistent General Purpose bits 415.0>           DSGPR3         311.6         Deep Sleep Persistent General Purpose bits 415.0>           DSGPR4         311.6         Deep Sleep Persistent General Purpose bits 415.0>           DSGPR5         311.6         Deep Sleep Persistent General Purpose bits 43.140>           DSGPR6         311.6         Deep Sleep Persistent General Purpose bits 43.110>           DSGPR7         311.6         Deep Sleep Persistent General Purpose bits 43.110>           DSGPR6         311.6         Deep Sleep Persistent General Purpose bits 43.110>           DSGPR7         311.6         Deep Sleep Persistent General Purpose bits 43.110>           DSGPR8         311.6         Deep Sleep Persistent General Purpose bits 43.110>           DSGPR9         311.6         Deep Sleep Persistent General Purpose bits 43.110>           DSGPR9         311.6         Deep Sleep Persistent General Purpose bits 45.0>           DSGPR9         311.6         Deep Sleep Persistent General Purpose bits 45.0>           DSGPR9         311.6         Deep Sleep Persistent General Purpose bits 45.0>           DSGPR9         311.6         Deep Sleep Persistent General Purpose bits 45.0>           DSGPR9         3	DSGPR1 DSGPR3 DSGPR4 DSGPR4 DSGPR6 DSGPR6				De	ep Sleep	Persistent Ge	eneral Purp	ose bits <	15:0>						0000
DSGPR2         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR3         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR4         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR4         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR4         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR5         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR6         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR6         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:1	DSGPR2 DSGPR4 DSGPR4 DSGPR6 DSGPR6				Dee	deelS de	Persistent Ge	neral Purp	ose bits <3	11:16>						0000
DSGPR2         31:16         Deep Sleep Persistent General Purpose bits <31:16>           DSGPR3         31:16         Deep Sleep Persistent General Purpose bits <11:16>           DSGPR4         31:16         Deep Sleep Persistent General Purpose bits <11:16>           DSGPR5         31:16         Deep Sleep Persistent General Purpose bits <11:16>           DSGPR6         31:16         Deep Sleep Persistent General Purpose bits <11:16>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <11:16>           DSGPR6         31:16         Deep Sleep Persistent General Purpose bits <11:16>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <11:16>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9	DSGPR3 DSGPR4 DSGPR4 DSGPR6 DSGPR6				De	ep Sleep	Persistent Ge	eneral Purp	ose bits <	15:0>						0000
DSGPR3         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR3         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR4         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR5         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR6         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:1	DSGPR3 DSGPR4 DSGPR6 DSGPR6				Dee	deelS de	Persistent Ge	neral Purp	ose bits <3	11:16>						0000
DSGPR3         31:16         Deep Sleep Persistent General Purpose bits <31:16>           DSGPR4         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR5         15:0         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR6         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:1	DSGPR4 DSGPR4 DSGPR5 DSGPR6				De	ep Sleep	Persistent Ge	eneral Purp	ose bits <	15:0>						0000
DSGPR4         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR4         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR5         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR6         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:1	DSGPR4 DSGPR5 DSGPR6				Dee	sp Sleep	Persistent Ge	neral Purp	ose bits <3	1:16>						0000
DSGPR44         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR5         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR5         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR6         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>	DSGPR4 DSGPR5 DSGPR6				De	ep Sleep	Persistent Ge	eneral Purp	ose bits <	15:0>						0000
DSGPR5         31.16         Deep Sleep Persistent General Purpose bits <1:6>           DSGPR5         31.16         Deep Sleep Persistent General Purpose bits <3:1:6>           DSGPR6         31.16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR7         31.16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR8         31.16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR9         31.16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR9         31.16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR9         31.16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR9         31.16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR1         31.16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR1         31.16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR1         31.16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR1         31.16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR1         31.16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR1         31.16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR1         31.1	DSGPR5 DSGPR6				Dee	sp Sleep	Persistent Ge	neral Purp	ose bits <3	1:16>						0000
DSGPR5         31:16         Deep Sleep Persistent General Purpose bits <31:16>           DSGPR6         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR10         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>	DSGPR5 DSGPR6				De	ep Sleep	Persistent Ge	eneral Purp	ose bits <	15:0>						0000
DSGPR6         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR6         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15.0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15.0>	DSGPR6				Dee	deelS de	Persistent Ge	neral Purp	ose bits <3	1:16>						0000
DSGPR6         31:16         Deep Sleep Persistent General Purpose bits <31:16>           DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>	DSGPR6				De	ep Sleep	Persistent Ge	eneral Purp	ose bits <	15:0>						0000
DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <1:16>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR10         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR14         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR14         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR14         31:16         Deep Sleep Persistent General Purpose bits <15:0>	15.0				Dee	sp Sleep	Persistent Ge	neral Purp	ose bits <3	1:16>						0000
DSGPR7         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR10         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR10         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR14         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>	2				De	ep Sleep	Persistent Ge	eneral Purp	ose bits <	15:0>						0000
DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>	DSGPR7				Dee	sp Sleep	Persistent Ge	neral Purp	ose bits <3	1:16>						0000
DSGPR8         31:16         Deep Sleep Persistent General Purpose bits <1:0>           DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR10         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>	15:0				De	ep Sleep	Persistent Ge	eneral Purp	ose bits <	15:0>						0000
DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <15:0>	DSGPR8				Dee	deelS de	Persistent Ge	neral Purp	ose bits <3	11:16>						0000
DSGPR9         31:16         Deep Sleep Persistent General Purpose bits <31:16>           DSGPR1         15:0         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <31:16>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <31:16>           DSGPR1         31:16         Deep Sleep Persistent General Purpose bits <31:16>	15:0				De	ep Sleep	Persistent Ge	eneral Purp	ose bits <	15:0>						0000
DSGPR10         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <31:16>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>	DSGPR9				Dee	deelS de	Persistent Ge	neral Purp	ose bits <3	1:16>						0000
DSGPR10         31:16         Deep Sleep Persistent General Purpose bits <31:16>           15:0         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <31:16>           15:0         Deep Sleep Persistent General Purpose bits <31:16>	15:0				De	ep Sleep	Persistent Ge	eneral Purp	ose bits <	15:0>						0000
DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <15:0>           DSGPR3         31:16         Deep Sleep Persistent General Purpose bits <31:16>           DSGPR3         15:0         Deep Sleep Persistent General Purpose bits <15:0>	DSGPR10				Dee	deelS de	Persistent Ge	neral Purp	ose bits <3	11:16>						0000
DSGPR11         31:16         Deep Sleep Persistent General Purpose bits <31:16>           15:0         Deep Sleep Persistent General Purpose bits <15:0>	15:0				De	ep Sleep	Persistent Ge	eneral Purp	ose bits <	15:0>						0000
Deep Sleep Persistent General Purpose bits <15:0>	DSGPR11				Dec	deelS de	Persistent Ge	neral Purp	ose bits <3	1:16>						0000
	15:0				De	ep Sleep	Persistent Ge	eneral Purp	ose bits <	15:0>						0000

TABLE	LE 29-1:	POW	ER-SA	VING	POWER-SAVING MODES REG	REGIST	ER SU	ISTER SUMMARY	>										
sse		,								m m	Bits								(1
Virtual Addro (#_0878)	Register Name <sup>(2)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	etsets <sup>(</sup>
D900	DSGPR12	31:16		1				De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purpo	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	<0:51						0000
0020	DSGPR13	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purp	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
0074	DSGPR14	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purp	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
0078	DSGPR15	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purp	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
007C	DSGPR16	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purp	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
0800	DSGPR17	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purp	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
0084	DSGPR18	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purp	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
8800	DSGPR19	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purpo	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
008C	DSGPR20	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purpo	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
0600	DSGPR21	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purp	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
0094	DSGPR22	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purpo	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
8600	DSGPR23	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purpo	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
000	DSGPR24	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purpo	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
00A0	DSGPR25	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purpo	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
00A4	DSGPR26	31:16						De	ep Sleep P	Deep Sleep Persistent General Purpose bits <31:16>	neral Purpo	ose bits <3	1:16>						0000
		15:0						De	ep Sleep F	Deep Sleep Persistent General Purpose bits <15:0>	eneral Purp	ose bits <1	15:0>						0000
Legend:		ınimpleme	— = unimplemented, read as '0'.	as '0'.															

Legend: Note 1:

— = unimplemented, read as '0'.
The DSGPR0 register is persistent in all device modes of operation.
The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, these registers must be written twice.

(1	18/2 17/1 16/0 All Resets	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000		0000
	19/3												
	20/4												
	21/5	<31:16>	<15:0>	<31:16>	<15:0>	<31:16>	<15:0>	<31:16>	<15:0>	<31:16>	<15:0>		<31:16>
	22/6	pose bits <	rpose bits		Deep Sleep Persistent General Purpose bits <31:16>								
Bits	23/7	eneral Pur	Seneral Pu		eneral Pur								
	24/8	Deep Sleep Persistent General Purpose bits <31:16>	Deep Sleep Persistent General Purpose bits <15:0>	Deep Sleep Persistent General Purpose bits <31:16>	Deep Sleep Persistent General Purpose bits <15:0>	Deep Sleep Persistent General Purpose bits <31:16>	Deep Sleep Persistent General Purpose bits <15:0>	Deep Sleep Persistent General Purpose bits <31:16>	Deep Sleep Persistent General Purpose bits <15:0>	Deep Sleep Persistent General Purpose bits <31:16>	Deep Sleep Persistent General Purpose bits <15:0>		Persistent G
	25/9	eep Sleep	Jeep Sleep	eep Sleep	Jeep Sleep	eep Sleep	Jeep Sleep	eep Sleep	eep Sleep	eep Sleep	Jeep Sleep	2000	еер меер
	26/10	٥	٦		٦		٦		٦		٦		ם
	27/11												
	28/12												
	29/13												
	30/14												
	31/15												
	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	21.16	2
	Register Name <sup>(2)</sup>	DSGPR27		DSGPR28		DSGPR29		DSGPR30		DSGPR31		086550	
sse	Virtual Addre (#_0878)	00A8		00AC		00B0		00B4		00B8		OBC	

Legend: Note 1:

— = unimplemented, read as '0'.
The DSGPR0 register is persistent in all device modes of operation.
The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, these registers must be written twice.

TABLE 29-1: POWER-SAVING MODES REGISTER SUMMARY

### REGISTER 29-1: DSCON: DEEP SLEEP CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	-		_	_	-	-	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	-	-	_	_	_	_	_
45.0	HC, R/W-y	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
15:8	DSEN <sup>(1)</sup>	_	DSGPREN	RTCDIS	_	_	_	RTCCWDIS
7.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0		_	_		_	WAKEDIS	DSBOR <sup>(2)</sup>	RELEASE

Legend:HC = Hardware Clearedy = Value set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0' bit 15 **DSEN:** Deep Sleep Enable bit<sup>(1)</sup>

1 = Deep Sleep mode is entered on a WAIT command

0 = Sleep mode is entered on a WAIT command

bit 14 Unimplemented: Read as '0'

bit 13 **DSGPREN:** General Purpose Registers Enable bit

1 = General purpose register retention is enabled in Deep Sleep mode

0 = No general purpose register retention in Deep Sleep mode

bit 12 RTCDIS: RTCC Module Disable bit

1 = RTCC module is not enabled

0 = RTCC module is enabled

bit 11-9 Unimplemented: Read as '0'

bit 8 RTCCWDIS: RTCC Wake-up Disable bit

1 = Wake-up from RTCC is disabled

0 = Wake-up from RTCC is enabled

bit 7-3 Unimplemented: Read as '0'

bit 2 WAKEDIS: Wake-up Source Disable bit

1 = External wake-up source is disabled

0 = External wake-up source is enabled

bit 1 DSBOR: Deep Sleep BOR Event Status bit<sup>(2)</sup>

1 = DSBOREN was enabled and VDD dropped below the DSBOR threshold during Deep Sleep (2)

 $_{
m 0}$  = DSBOREN was disabled, or VDD did not drop below the DSBOR threshold during Deep Sleep

bit 0 RELEASE: I/O Pin State Release bit

1 = Upon waking from Deep Sleep, the I/O pins maintain their previous states

0 = Release I/O pins and allow their respective TRIS and LAT bits to control their states

Note 1: To enter Deep Sleep mode, Sleep mode must be executed after setting the DSEN bit.

2: Unlike all other events, a Deep Sleep Brown-out Reset (BOR) event will not cause a wake-up from Deep Sleep mode; this bit is present only as a status bit.

### REGISTER 29-2: DSWAKE: DEEP SLEEP WAKE-UP SOURCE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0                U-0							
31:24	_	-	-	-	_	_	_	_
22,46	U-0                U-0							
23:16	_			_	_	_	_	_
45.0	U-0                R/W-0, HS							
15:8	_	_	_	_	_	_	_	DSINT0
7.0	R/W-0, HS	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0
7:0	DSFLT		_	DSWDT	DSRTC	DSMCLR	_	_

Legend:HS = Hardware SetR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-9 **Unimplemented:** Read as '0'

bit 8 **DSINT0:** Interrupt-on-Change bit

1 = Interrupt-on-change was asserted during Deep Sleep0 = Interrupt-on-change was not asserted during Deep Sleep

bit 7 DSFLT: Deep Sleep Fault Detected bit

1 = A Fault occurred during Deep Sleep and some Deep Sleep configuration settings may have been corrupted

0 = No Fault was detected during Deep Sleep

bit 6-5 Unimplemented: Read as '0'

bit 4 **DSWDT:** Deep Sleep Watchdog Timer Time-out bit

1 = The Deep Sleep Watchdog Timer timed out during Deep Sleep

0 = The Deep Sleep Watchdog Timer did not time-out during Deep Sleep

bit 3 DSRTC: Real-Time Clock and Calendar Alarm bit

1 = The Real-Time Clock and Calendar triggered an alarm during Deep Sleep

0 = The Real-Time Clock and Calendar did not trigger an alarm during Deep Sleep

bit 2 **DSMCLR**: MCLR Event bit

1 = The MCLR pin was active and was asserted during Deep Sleep

0 = The MCLR pin was not active, or was active, but not asserted during Deep Sleep

bit 1-0 Unimplemented: Read as '0'

Note: All bits in this register are cleared when the DSEN bit (DSCON<15>) is set.

# REGISTER 29-3: DSGPRX: DEEP SLEEP PERSISTENT GENERAL PURPOSE REGISTER 'x' (x = 0 THROUGH 32)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-x              R/W-x							
31:24			Deep Slo	eep Persisten	General Purp	oose bits		
22.46	R/W-x              R/W-x							
23:16			Deep Slo	eep Persisten	General Purp	oose bits		
45.0	R/W-x              R/W-x							
15:8			Deep Slo	eep Persisten	General Purp	oose bits		
7.0	R/W-x              R/W-x							
7:0			Deep Slo	eep Persisten	General Purp	oose bits		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-0 Deep Sleep Persistent General Purpose bits

Note: The contents of the DSGPR0 register are retained, even in Deep Sleep mode. The DSPGR1 through DSP-GR32 registers are disabled by default in Deep Sleep mode, but can be enabled with the DSGPREN bit (DSCON<13>). All register bits are reset only in the case of a VDD Power-on Reset (POR) event outside of Deep Sleep mode.

### 29.5 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

To disable a peripheral, the associated PMDx bit must be set to '1'. To enable a peripheral, the associated PMDx bit must be cleared (default). See Table 29-2 for more information.

Note:

Disabling a peripheral module while it's ON bit is set, may result in undefined behavior. The ON bit for the associated peripheral module must be cleared prior to disable a module via the PMDx bits.

TABLE 29-2: PERIPHERAL MODULE DISABLE BITS AND LOCATIONS

Peripheral <sup>(1)</sup>	PMDx bit Name <sup>(1)</sup>	Register Name and Bit Location
ADC1	AD1MD	PMD1<0>
CTMU	CTMUMD	PMD1<8>
Comparator Voltage Reference	CVRMD	PMD1<12>
Low-Voltage Detect	HLVDMD	PMD1<20>
Comparator 1	CMP1MD	PMD2<0>
Comparator 2	CMP2MD	PMD2<1>
Comparator 3	CMP3MD	PMD2<2>
Input Capture 1	IC1MD	PMD3<0>
Input Capture 2	IC2MD	PMD3<1>
Input Capture 3	IC3MD	PMD3<2>
Input Capture 4	IC4MD	PMD3<3>
Input Capture 5	IC5MD	PMD3<4>
Output Compare 1	OC1MD	PMD3<16>
Output Compare 2	OC2MD	PMD3<17>
Output Compare 3	OC3MD	PMD3<18>
Output Compare 4	OC4MD	PMD3<19>
Output Compare 5	OC5MD	PMD3<20>
Timer1	T1MD	PMD4<0>
Timer2	T2MD	PMD4<1>
Timer3	T3MD	PMD4<2>
Timer4	T4MD	PMD4<3>
Timer5	T5MD	PMD4<4>
UART1	U1MD	PMD5<0>
UART2	U2MD	PMD5<1>
SPI1	SPI1MD	PMD5<8>
SPI2	SPI2MD	PMD5<9>
I2C1	I2C1MD	PMD5<16>
I2C2	I2C2MD	PMD5<17>
USB <sup>(2)</sup>	USBMD	PMD5<24>
RTCC	RTCCMD	PMD6<0>
Reference Clock Output	REFOMD	PMD6<1>
PMP	PMPMD	PMD6<16>

Note 1: Not all modules and associated PMDx bits are available on all devices. See TABLE 1: "PIC32MX1XX 28/44-Pin XLP (General Purpose) Family Features" and TABLE 2: "PIC32MX2XX 28/44-Pin XLP (USB) Family Features" for the lists of available peripherals.

<sup>2:</sup> The module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.

# 29.5.1 CONTROLLING CONFIGURATION CHANGES

Because peripherals can be disabled during run time, some restrictions on disabling peripherals are needed to prevent accidental configuration changes. PIC32 devices include two features to prevent alterations to enabled or disabled peripherals:

- · Control register lock sequence
- · Configuration bit select lock

### 29.5.1.1 Control Register Lock

Under normal operation, writes to the PMDx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the Configuration bit, PMDLOCK (CFGCON<12>). Setting PMDLOCK prevents writes to the control registers; clearing PMDLOCK allows writes.

To set or clear PMDLOCK, an unlock sequence must be executed. Refer to **Section 6. "Oscillator"** (DS60001112) in the "PIC32 Family Reference Manual" for details.

### 29.5.1.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the PMDx registers. The Configuration bit, PMDL1WAY (DEVCFG3<28>), blocks the PMDLOCK bit from being cleared after it has been set once. If PMDLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable PMD functionality is to perform a device Reset.

s	Peseta	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	
	16/0	I	AD1MD	1	CMP1MD	OC1MD	IC1MD	I	T1MD	I2C1MD	U1MD	PMPMD	RTCCMD	
	1/11		I	1	CMP2MD	OCZMD	IC2MD		T2MD	12C1MD	U2MD	1	REFOMD RTCCMD	
	18/2	I	Ι	-	CMP3MD	OC3MD	IC3MD	Ι	<b>T3MD</b>	1	I	-	1	
	19/3	Ι	Ι	1	I	OC4MD	IC4MD	Ι	T4MD	1	I	1	1	
	20/4	HLVDMD	I	1	I	OCSMD	IC5MD	I	TSMD	1	I	1	1	
	21/5	1	Ι	1	I	Ι	1	I	Ι	1	I	1	1	
	22/6	I	_	_	_	_	_	_	_	_	_	_	1	
Bits	23/7	Ι	Ι	1	I	Ι	1	Ι	Ι	1	I	1	1	
	24/8	I	СТМИМБ	1	I	I	I	I	I	USB1MD	SPI1MD	1	1	
	25/9	1	_	_	_	_	_	_	_	_	SPI2MD	_	1	
	26/10	Ι	-	_	Ι	-	1	Ι	1	_	Ι	_	1	
	27/11	Ι	Ι	Ι	Ι	Ι	1	Ι	Ι	Ι	Ι	Ι	1	- C (0) F
	28/12	Ι	CVRMD	Ι	I	Ι	1	Ι	Ι	Ι	I	Ι	1	
	29/13	I	I	1	I	Ι	1	I	I	1	I	1	1	- I manifest -
	30/14	Ι	-	_	Ι	-	1	-	-	_	Ι	_	-	4
	31/15	Ι	Ι	Ι	I	Ι	1	Ι	Ι	Ι	I	Ι	1	and and an
€	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	and and
	Register <sup>(†)</sup> อmsM	, כואם		COMO	ZOWIT	כטאט	COINIT	7070	7 5 4	ארואים	ב	DMDR	טטיאור	1
	Virtual Addr (#_0878)	Ĺ	F240	O J C L	0674	L	1200	1	P.Z/10	CocL	1200	L	L 290	

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See 12.2 "CLR, SET and INV Registers" for more information. x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

PERIPHERAL MODULE DISABLE REGISTER MAP

**TABLE 29-3:** 

		1 / (1711)	
NOTES:			

### 30.0 SPECIAL FEATURES

Note:

This data sheet summarizes the features of the PIC32MX1XX/2XX 28/44-pin XLP Family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to 32. "Configuration" Section (DS60001124) and **Section** "Programming and Diagnostics" (DS60001129), which are available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32MX1XX/2XX 28/44-pin XLP Family of devices include the following features intended to maximize the application flexibility, reliability, and minimize the cost through elimination of external components.

- · Flexible device configuration
- · Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming™ (ICSP™)

### 30.1 Configuration Bits

The Configuration bits can be programmed using the following registers to select various device configurations.

- DEVCFG0: Device Configuration Word 0
- DEVCFG1: Device Configuration Word 1
- DEVCFG2: Device Configuration Word 2
- DEVCFG3: Device Configuration Word 3
- · CFGCON: Configuration Control Register

In addition, the DEVID register (Register 30-6) provides the device and revision informations.

**Configuration Registers** 30.2

**DEVCFG: DEVICE CONFIGURATION WORD SUMMARY TABLE 30-1**:

		ə									Bits									sį
1WAY	Registe Rang Bit 31/15 30/14 29/13	31/15 30/14 29/13	30/14 29/13	29/13			28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
DSWDTPS<4:0>   DSWDTPS<4:0>   DSBOR	31:16 — FUSBIDIO IOL1WAY PI	- FUSBIDIO IOL1WAY	- FUSBIDIO IOL1WAY			Ы	PMDL1WAY		1	1	1	AI2C2	AI2C1		I	-	1	I	1	xxx
DSWDTPS<4:0>   DSBOR   DSBOR   DSBOR   DSBOR   DSBOR   DSBOR   DSBOR   DSBOR   DSBOR   DSBOR   DSCOR   5:0	15:0								ر	USERID<15	>:0>								xxxx	
	2FF4 DEVCFG2 31:16 FDSEN EN TOSC TOSC	FDSEN DSWDT EN	FDSEN DSWDT EN		DSWD			SO DE	SWDTPS<4:(	<u> </u>		DSBOR EN		_	BOREN	_	FP	LLODIV<2:0:		xxxx
	UPLLEN <sup>(1)</sup> — — — —	UPLLEN <sup>(1)</sup> — — — —	UPLLEN <sup>(1)</sup> — — — —	-			1	1	UPL	LIDIV<2:0>	(1)	FPLLICLK	Ħ	،LLMUL<2:	<0	_	FF	الالا		xxxx
Cosciofing         Poscomodacition         IESO         Cosciofination         Fronseczion           Poscomodacition         Poscomodacition         Poscomodacition         Poscomodacition         Poscomodacition           Poscomodacition	2FF8 DEVCFG1 31:16 — — — — —	31:16 — —	-		I			I	I	FWDTWIN	VSZ<1:0>	FWDTEN	SIQNIM	WDTS PGM		^	VDTPS<4:0	Δ	.,	XXXX
-         -         BWP         SMCLR         -         -         -         PWP	15:0 FCKSM<1:0> FPBDIV<1:0>	FCKSM<1:0>			FPBDIV<1:(	V<1:0	^	I	OSCIOFNC		<0:1>QC	OS∃I	I	FSOSCEN	-	Ι	ш	NOSC<2:0>		XXXX
CESEL<1:0> JTAGEN DEBUG<1:0>	31:16 — — — — —	31:16 — — —	-	1			CP	I	Ι	I	BWP	SMCLR	I	_	-		>dWb<	7:4>(2)		XXXX
	75.0 PWP<3:0>	15:0		PWP<3:0>	<3:0>			Ι	I	I	Ι	_	1		ISESEL	<1:0>	JTAGEN			XXXX

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend: Note 1:

This bit is only available on PIC32MX2XX devices. PWP<8:7> are only available on devices with 256 KB of Flash.

**DEVICE ID, REVISION, AND CONFIGURATION SUMMARY TABLE 30-2**:

(1)	steseЯ IIA	0000	000B	xxxx(1)	$xxxx^{(1)}$	0000	0000
	16/0	I	TDOEN				
	17/1	1	-				
	18/2	1	I				
	19/3	I	JTAGEN				
	20/4	1	_				
	21/5	I	_	7:16>			
	22/6	1	-	DEVID<27:16>			
S	23/7	1	Ι		:15:0>	70.40	20.00
Bits	24/8	I	RPFA		DEVID<15:0>	X1/10/V0	ST SNET 531.02
	25/9	1	1				
	26/10	1	1				
	27/11	I	Ι				
	28/12	I	OLOCK PMDLOCK				
	29/13	1	NOOOK	3:0>			
	30/14	I	ı	VER<3:0>			
	31/15	1	-				
Bit Range		31:16	15:0	31:16	15:0	31:16	15:0
	Register Aame		2005		טואם	31:16	O LONE L
ssə	Virtual Addr (#_0878)	C	L 200	0001	L 220	0001	F230

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal Reset values are dependent on the device variant.

### REGISTER 30-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	r-1	r-1	R/P	r-1	r-1	r-1	R/P
31:24	_	_		CP	_	_	_	BWP
22,16	R/P	r-1	r-1	r-1	R/P	R/P	R/P	R/P
23:16	SMCLR	_	_	_		PWP⁴	<7:4>	
15.0	R/P	R/P	R/P	R/P	r-1	r-1	r-1	r-1
15:8		PWP<	3:0>		_	_	_	_
7.0	r-1	r-1	r-1	R/P	R/P	R/P	R/P	R/P
7:0	_	_	_	ICESEL	<1:0> <sup>(2)</sup>	JTAGEN <sup>(1)</sup>	DEBU	G<1:0>

Legend:r = Reserved bitP = Programmable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 30-29 **Reserved:** Write '1' bit 28 **CP:** Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external programming device.

1 = Protection is disabled0 = Protection is enabled

bit 27-25 Reserved: Write '1'

bit 24 BWP: Boot Flash Write-Protect bit

Prevents Boot Flash memory from being modified during code execution.

1 = Boot Flash is writable0 = Boot Flash is not writable

bit 23 SMCLR: Soft Master Clear Enable bit

 $1 = \overline{\text{MCLR}}$  pin generates a normal system Reset

 $0 = \overline{MCLR}$  pin generates a POR

bit 22-20 Reserved: Write '1'

Note 1: This bit sets the value for the JTAGEN bit in the CFGCON register.

2: The PGEC4/PGED4 pin pair is not available on all devices. Refer to the "Pin Diagrams" section for availability.

### REGISTER 30-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

bit 19-12 **PWP<7:0>:** Program Flash Write-Protect bits<sup>(3)</sup>

```
Prevents selected program Flash memory pages from being modified during code execution. The PWP
bits represent the one's compliment of the number of write protected program Flash memory pages.
```

```
11111111 = Disabled
11111110 = 0xBD00 0FFF
11111101 = 0xBD00_1FFF
11111100 = 0xBD00_2FFF
11111011 = 0xBD00_3FFF
11111010 = 0xBD00 4FFF
11111001 = 0xBD00_5FFF
11111000 = 0xBD00 6FFF
11110111 = 0xBD00 7FFF
11110110 = 0xBD00 8FFF
11110101 = 0xBD00 9FFF
11110100 = 0xBD00 AFFF
11110011 = 0xBD00_BFFF
11110010 = 0xBD00_CFFF
11110001 = 0xBD00 DFFF
11110000 = 0xBD00_EFFF
11101111 = 0xBD00_FFFF
10111111 = 0xBD03 FFFF
10111110 = Reserved
00000000 = Reserved
Reserved: Write '1'
ICESEL<1:0>: In-Circuit Emulator/Debugger Communication Channel Select bits(2)
11 = PGEC1/PGED1 pair is used
10 = PGEC2/PGED2 pair is used
01 = PGEC3/PGED3 pair is used
```

- bit 11-5
- bit 4-3

  - 00 = PGEC4/PGED4 pair is used<sup>(2)</sup>
- JTAGEN: JTAG Enable bit<sup>(1)</sup> bit 2
  - 1 = JTAG is enabled
  - 0 = JTAG is disabled
- DEBUG<1:0>: Background Debugger Enable bits (forced to '11' if code-protect is enabled) bit 1-0
  - 1x = Debugger is disabled
  - 0x =Debugger is enabled
- Note 1: This bit sets the value for the JTAGEN bit in the CFGCON register.
  - The PGEC4/PGED4 pin pair is not available on all devices. Refer to the "Pin Diagrams" section for availability.

### REGISTER 30-2: DEVCFG1: DEVICE CONFIGURATION WORD 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	r-1	r-1	r-1	r-1	r-1	R/P	R/P
31:24	_	_			_		FWDTWI	NSZ<1:0>
22.46	R/P                R/P							
23:16	FWDTEN	WINDIS	WDTSPGM			WDTPS<4:0>		
45.0	R/P	R/P	R/P	R/P	r-1	R/P	R/P	R/P
15:8	FCKSM	/<1:0>	FPBDI'	V<1:0>	_	OSCIOFNC	POSCM	OD<1:0>
7.0	R/P	r-1	R/P	r-1	r-1	R/P	R/P	R/P
7:0	IESO	_	FSOSCEN	_	_	F	NOSC<2:0>	•

Legend:r = Reserved bitP = Programmable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

```
bit 31-26 Reserved: Write '1'
```

bit 25-24 FWDTWINSZ<1:0>: Watchdog Timer Window Size bits

11 = Window size is 25%

10 = Window size is 37.5%

01 = Window size is 50%

00 = Window size is 75%

bit 23 **FWDTEN:** Watchdog Timer Enable bit

1 = Watchdog Timer is enabled and cannot be disabled by software

0 = Watchdog Timer is not enabled; it can be enabled in software

bit 22 WINDIS: Watchdog Timer Window Enable bit

1 = Watchdog Timer is in non-Window mode

0 = Watchdog Timer is in Window mode

bit 21 WDTSPGM: Watchdog Timer Stop During Flash Programming bit

1 = Watchdog Timer stops during Flash programming

0 = Watchdog Timer runs during Flash programming

bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

10100 = 1:1048576

10011 = 1:524288

10010 = 1:262144

10001 = 1:131072

10000 = 1:65536

01111 = 1:32768

01110 = 1:16384

01101 = 1:8192

01100 = 1:4096

01011 = 1:2048

01010 = 1:1024 01001 = 1:512

01000 = 1:256

00111 = 1:128

00111 - 1:120

00110 = 1:32

00101 = 1.3200100 = 1.16

00011 = 1:8

00010 = 1:4

00001 = 1:2

00000 = 1:1

All other combinations not shown result in operation = 10100

**Note 1:** Do not disable the POSC (POSCMOD = 11) bit when using this oscillator source.

### REGISTER 30-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED) bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits 1x = Software cock switching is disabled, FSCM is disabled 01 = Software clock switching is enabled, FSCM is disabled 00 = Software clock switching is enabled, FSCM is enabled bit 13-12 FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits 11 = PBCLK is SYSCLK divided by 8 (PB1DIV<6:0> = 000111) 10 = PBCLK is SYSCLK divided by 4 (PB1DIV<6:0> = 000011) 01 = PBCLK is SYSCLK divided by 2 (PB1DIV<6:0> = 000001) 00 = PBCLK is SYSCLK divided by 1 (PB1DIV<6:0> = 000000) bit 11 Reserved: Write '1' bit 10 OSCIOFNC: CLKO Enable Configuration bit 1 = CLKO output disabled 0 = CLKO output signal active on the OSCO pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00) bit 9-8 POSCMOD<1:0>: Primary Oscillator Configuration bits 11 = Primary Oscillator is disabled 10 = HS Oscillator mode is selected 01 = XT Oscillator mode is selected 00 = EC External Clock mode is selected IESO: Internal External Switchover bit bit 7 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled) 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled) For Two-Speed Fast Start-up, the CPU will initially start up on FRC and then auto-switch to user-Note: selected primary clock source if and when it becomes ready. The IESO auto hardware clock switch is unaffected by the FCKSM clock switch enable. The FCKSM clock switch enable applies only to user software clock switching. bit 6 Reserved: Write '1' bit 5 FSOSCEN: Secondary Oscillator Enable bit 1 = Enable Secondary Oscillator 0 = Disable Secondary Oscillator bit 4-3 Reserved: Write '1' bit 2-0 FNOSC<2:0>: Oscillator Selection bits 111 = Reserved 110 = Reserved 101 = Internal Low-Power RC (LPRC) Oscillator 100 = Secondary Oscillator (SOSC) 011 = Reserved 010 = Primary Oscillator (POSC) (HS or EC)<sup>(1)</sup> 001 = System PLL (SPLL) 000 = Internal Fast RC (FRC) Oscillator, divided by the FRCDIV<2:0> bits (FRCDIV)

**Note 1:** Do not disable the POSC (POSCMOD = 11) bit when using this oscillator source.

### REGISTER 30-3: DEVCFG2: DEVICE CONFIGURATION WORD 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
31:24	FDSEN	DSWDTEN	DSWDTOSC		DS	WDTPS<4:0	>	
22.40	R/P	r-1	r-1	R/P	r-1	R/P	R/P	R/P
23:16	DSBOREN	_	_	BOREN	_	FF	PLLODIV<2:0	)>
45.0	R/P	r-1	r-1	r-1	r-1	R/P	R/P	R/P
15:8	UPLLEN <sup>(1)</sup>	_	_	_	— — UPLLIDIV<2:0> <sup>(1)</sup>			(1)
7.0	R/P	R/P-1	R/P	R/P-1	r-1	R/P	R/P	R/P
7:0	FPLLICLK		FPLLMUL<2:0	>	_	F	PLLIDIV<2:0	>

Legend:r = Reserved bitP = Programmable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

- bit 31 FDSEN: Deep Sleep Enable bit
  - 1 = Deep Sleep mode is entered on a WAIT command
  - 0 = Sleep mode is entered on a WAIT command
- bit 30 **DSWDTEN:** Deep Sleep Watchdog Timer Enable bit
  - 1 = Enable the Deep Sleep Watchdog Timer (DSWDT) during Deep Sleep mode
  - 0 = Disable the DSWDT during Deep Sleep mode
- bit 29 DSWDTOSC: Deep Sleep Watchdog Timer Reference Clock Select bit
  - 1 = Select the LPRC Oscillator as the DSWDT reference clock
  - 0 = Select the Secondary Oscillator as the DSWDT reference clock
- bit 28-24 **DSWDTPS<4:0>:** Deep Sleep Watchdog Timer Postscale Select bits
  - $11111 = 1:2^{36}_{25}$
  - $11110 = 1:2^{35}$
  - $11101 = 1:2^{34}$
  - $11100 = 1:2^{33}$  $11011 = 1:2^{32}$
  - $11010 = 1:2^{31}$
  - $11001 = 1:2^{30}$
  - $11000 = 1:2^{29}$
  - $10111 = 1:2^{28}$
  - $10110 = 1:2^{27}$  $10101 = 1:2^{26}$
  - 10101 1.2  $10100 = 1:2^{25}$
  - 100100 = 1.2 $10011 = 1.2^{24}$
  - $10010 = 1:2^{23}$
  - $10001 = 1:2^{22}$
  - $10000 = 1:2^{21}_{20}$
  - $01111 = 1:2^{20}$  $01110 = 1:2^{19}$
  - 01110 = 1.2
  - $01100 = 1:2^{17}$
  - $01011 = 1:2^{16}$
  - $01010 = 1:2^{15}$
  - $01001 = 1:\overline{2}_{12}^{14}$
  - $01000 = 1:2^{13}$
  - $00111 = 1:2^{12}$  $00110 = 1:2^{11}$
  - $00101 = 1:2^{10}$
  - $00100 = 1:2^9$
  - $00011 = 1:2^8$
  - $00010 = 1:2^7$
  - $00001 = 1:2^{6}$
  - $00000 = 1:2^5$

Note 1: This bit is only available on PIC32MX2XX devices.

```
REGISTER 30-3: DEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)
bit 23
           DSBOREN: Deep Sleep BOR Enable bit
           1 = Enable BOR during Deep Sleep mode
           0 = Disable BOR during Deep Sleep mode, but remains enabled in other sleep modes.
bit 22-21 Reserved: Write '1'
bit 20
           BOREN: Brown-out Reset (BOR) Enable bit
           1 = Enable BOR in all modes except Deep Sleep mode.
           0 = Disable BOR
bit 19
           Reserved: Write '1'
bit 18-16 FPLLODIV<2:0>: Default PLL Output Divisor bits
           111 = PLL output divided by 256
           110 = PLL output divided by 64
           101 = PLL output divided by 32
           100 = PLL output divided by 16
           011 = PLL output divided by 8
           010 = PLL output divided by 4
           001 = PLL output divided by 2
           000 = PLL output divided by 1
           UPLLEN: USB PLL Enable bit<sup>(1)</sup>
bit 15
           1 = Disable and bypass USB PLL
           0 = Enable USB PLL
bit 14-11 Reserved: Write '1'
          UPLLIDIV<2:0>: USB PLL Input Divider bits<sup>(1)</sup>
bit 10-8
           111 = 12x divider
           110 = 10x divider
           101 = 6x \text{ divider}
           100 = 5x \text{ divider}
           011 = 4x divider
           010 = 3x \text{ divider}
           010 = 3x \text{ divider}
           001 = 2x \text{ divider}
           000 = 1x \text{ divider}
bit 7
           FPLLICLK: System PLL Input Clock Select bit
           1 = FRC is selected as input to the System PLL
           0 = Posc is selected as input to the System PLL
           FPLLMUL<2:0>: PLL Multiplier bits
bit 6-4
           111 = 24x multiplier
           110 = 21x multiplier
           101 = 20x multiplier
           100 = 19x multiplier
           011 = 18x multiplier
           010 = 17x multiplier
           001 = 16x multiplier
           000 = 15x multiplier
bit 3
           Reserved: Write '1'
bit 2-0
           FPLLIDIV<2:0>: PLL Input Divider bits
           111 = 12x divider
           110 = 10x divider
           101 = 6x divider
           100 = 5x divider
           011 = 4x divider
           010 = 3x \text{ divider}
           001 = 2x \text{ divider}
           000 = 1x \text{ divider}
```

Note 1: This bit is only available on PIC32MX2XX devices.

### REGISTER 30-4: DEVCFG3: DEVICE CONFIGURATION WORD 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	R/P	R/P	R/P	r-1	r-1	r-1	r-1
31:24	_	FUSBIDIO	IOL1WAY	PMDL1WAY	_	_	_	_
22.46	R/P	R/P	r-1	r-1	r-1	r-1	r-1	r-1
23:16	Al2C2	Al2C1	_	_	_	_	_	_
15:8	R/P                R/P							
15.6				USERID<1	15:8>			
7:0	R/P                R/P							
7.0				USERID<	7:0>			

Legend:r = Reserved bitP = Programmable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 Reserved: Write '1'

bit 30 FUSBIDIO: USB USBID Selection bit

1 = USBID pin is controlled by the USB module 0 = USBID pin is controlled by the port function

bit 29 IOL1WAY: Peripheral Pin Select Configuration bit

1 = Allow only one reconfiguration0 = Allow multiple reconfigurations

bit 28 **PMDI1WAY:** Peripheral Module Disable Configuration bit

1 = Allow only one reconfiguration0 = Allow multiple reconfigurations

bit 27-24 Reserved: Write '1'

bit 23 Al2C2: Alternate I/O Select for I2C2 bit

1 = I2C2 uses the SDA2/SCL2 pins

0 = I2C2 uses the ASDA2/ASCL2 pins

bit 22 Al2C1: Alternate I/O Select for I2C1 bit

1 = I2C1 uses the SDA1/SCL1 pins

0 = I2C1 uses the ASDA1/ASCL1 pins

bit 21-16 Reserved: Write '1'

bit 15-0 **USERID<15:0>:** User ID bits

A 16-bit value that is user-defined and readable through ICSP™ and JTAG, and user software at run time provided code protect is not enabled.

### REGISTER 30-5: CFGCON: CONFIGURATION CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	1	-	_	_	_	_	_
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-1
15:8	_	_	IOLOCK <sup>(1)</sup>	PMDLOCK <sup>(1)</sup>	_	_	_	RPFA
7.0	U-0	U-0	U-0	U-0	R/W-1	U-0	U-0	R/W-1
7:0	_	_	_	_	JTAGEN	_	_	TDOEN

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13 **IOLOCK:** Peripheral Pin Select Lock bit<sup>(1)</sup>

1 = Peripheral Pin Select is locked. Writes to PPS registers is not allowed.

0 = Peripheral Pin Select is not locked. Writes to PPS registers is allowed.

bit 12 **PMDLOCK:** Peripheral Module Disable bit<sup>(1)</sup>

1 = Peripheral module is locked. Writes to PMD registers is not allowed.

0 = Peripheral module is not locked. Writes to PMD registers is allowed.

bit 11-9 Unimplemented: Read as '0'

bit 8 RPFA: Reduced Power Flash Access bit

This bit is used for low clock frequency operation.

1 = Enables Low Power Read Circuit

0 = Disables Low Power Read Circuit (which improves flash read access timing)

bit 4 **Unimplemented:** Read as '0'

bit 3 JTAGEN: JTAG Port Enable bit

1 = Enable the JTAG port

0 = Disable the JTAG port

bit 2 Unimplemented: Read as '1'

bit 1 Unimplemented: Read as '1'

bit 0 TDOEN: TDO Enable for 2-Wire JTAG bit

1 = 2-wire JTAG protocol uses TDO

0 = 2-wire JTAG protocol does not use TDO

Note 1: To change this bit, the unlock sequence must be performed. Refer to the **Section 6. "Oscillator"** (DS60001112) in the "PIC32 Family Reference Manual" for details.

### REGISTER 30-6: DEVID: DEVICE AND REVISION ID REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R	R	R	R	R	R	R	R
31:24		VER<	3:0> <sup>(1)</sup>			DEVID<	27:24> <sup>(1)</sup>	
00:40	R	R	R	R	R	R	R	R
23:16				DEVID<2	23:16> <sup>(1)</sup>			
45.0	R	R	R	R	R	R	R	R
15:8	DEVID<15:8> <sup>(1)</sup>							
7.0	R	R	R	R	R	R	R	R
7:0				DEVID<	<7:0> <sup>(1)</sup>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 **VER<3:0>:** Revision Identifier bits<sup>(1)</sup> bit 27-0 **DEVID<27:0>:** Device ID bits<sup>(1)</sup>

Note 1: Refer to the "PIC32 Flash Programming Specification" (DS60001145) for a list of Revision and Device ID values.

### 30.3 On-Chip Voltage Regulator

All PIC32MX1XX/2XX 28/44-pin XLP Family devices' core and digital logic are designed to operate at a nominal 1.8V. To simplify system designs, most devices in the PIC32MX1XX/2XX 28/44-pin XLP Family family incorporate an on-chip regulator providing the required core logic voltage from VDD.

A low-ESR capacitor (such as tantalum) must be connected to the VCAP pin (see Figure 30-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in 33.1 "DC Characteristics".

**Note:** It is important that the low-ESR capacitor is placed as close as possible to the VCAP pin.


### 30.3.1 ON-CHIP REGULATOR AND POR

It takes a fixed delay for the on-chip regulator to generate an output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

### 30.3.2 ON-CHIP REGULATOR AND BOR

PIC32MX1XX/2XX 28/44-pin XLP Family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a BOR provided the BOREN bit (DEVCFG2<20>) = 1. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specific in 33.1 "DC Characteristics".

# FIGURE 30-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



- Note 1: These are typical operating voltages. Refer to 33.1 "DC Characteristics" for the full operating ranges of VDD.
  - 2: It is important that the low-ESR capacitor is placed as close as possible to the VCAP pin.
  - **3:** The typical voltage on the VCAP pin is 1.8V.

### 30.4 Programming and Diagnostics


PIC32MX1XX/2XX 28/44-pin XLP Family devices provide a complete range of programming and diagnostic features that can increase the flexibility of any applications using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming™ (ICSP™) interfaces
- · Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32 devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

Figure 30-2 illustrates a block diagram of the programming, debugging, and trace ports.

FIGURE 30-2: BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING AND TRACE PORTS



### 31.0 INSTRUCTION SET

The PIC32MX1XX/2XX XLP instruction set complies with the MIPS32 $^{\circledR}$  Release 2 instruction set architecture. The PIC32 device family does not support the following features:

- · Core extend instructions
- · Coprocessor 1 instructions
- · Coprocessor 2 instructions

Note: Refer to "MIPS32® Architecture for Programmers Volume II: The MIPS32® Instruction Set" at www.imgtec.com for more information.

NOTES:			

#### 32.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
  - MPLAB® X IDE Software
- · Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM™ Assembler
  - MPLINK™ Object Linker/ MPLIB™ Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB X SIM Software Simulator
- Fmulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- · Third-party development tools

# 32.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac OS<sup>®</sup> X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

#### Feature-Rich Editor:

- · Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window

Project-Based Workspaces:

- · Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- · Built-in support for Bugzilla issue tracker

### 32.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDF.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB X IDE compatibility

#### 32.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

### 32.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 32.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB X IDE compatibility

#### 32.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 32.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 32.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDF.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

### 32.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a full-speed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming™ (ICSP™).

#### 32.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

# 32.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELoQ® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

#### 32.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

#### 33.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MX1XX/2XX 28/44-pin XLP Family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MX1XX/2XX 28/44-pin XLP Family devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

### **Absolute Maximum Ratings**

#### (See Note 1)

Ambient temperature under bias	40°C to +105°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on VDD with respect to VUSBV	VusBV-0.3V to VusBV+0.3V
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\geq$ 2.7V (Note 3)	0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.7V (Note 3)	0.3V to +3.6V
Voltage on D+ or D- pin with respect to Vusb3v3	0.3V to (VUSB3V3 + 0.3V)
Voltage on VBUS with respect to VSS	
Maximum current out of Vss pin(s)	200 mA
Maximum current into VDD pin(s) (Note 2)	
Maximum output current sunk by any I/O pin	15 mA
Maximum output current sourced by any I/O pin	15 mA
Maximum current sunk by all ports	150 mA
Maximum current sourced by all ports (Note 2)	150 mA

- Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
  - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 33-2).
  - 3: See the "Pin Diagrams" section for the 5V tolerant pins.

#### 33.1 DC Characteristics

#### TABLE 33-1: OPERATING MIPS VS. VOLTAGE

	Von Bango	Tomp Bongo	Max. Frequency
Characteristic	VDD Range (in Volts) <sup>(1)</sup>	Temp. Range (in °C)	PIC32MX1XX/2XX 28/44-pin XLP Family
DC5	2.5-3.6V	-40°C to +85°C	72 MHz
DC5a	2.5-3.6V	-40°C to +105°C	72 MHz

**Note 1:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 33-5 for BOR values.

#### **TABLE 33-2: THERMAL OPERATING CONDITIONS**

Rating	Symbol	Minimum	Typical	Maximum	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40		+85	°C
V-temp Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+105	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD – S IOH)	PD	PD PINT + PI/O			W
I/O Pin Power Dissipation: I/O = S (({VDD - VOH} x IOH) + S (VOL x IOL))					
Maximum Allowed Power Dissipation	PDMAX	(	TJ – TA)/θ	JA	W

#### TABLE 33-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics	Symbol	Typical	Maximum	Unit	Notes
Package Thermal Resistance, 28-pin SOIC	θЈА	50	_	°C/W	1
Package Thermal Resistance, 28-pin QFN	θЈА	35	_	°C/W	1
Package Thermal Resistance, 44-pin QFN	θЈА	32	_	°C/W	1
Package Thermal Resistance, 44-pin TQFP	θЈА	45	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θJA) numbers are achieved by package simulations.

TABLE 33-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industria $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Conditions
Operati	ng Voltag	e					
DC10	VDD	Supply Voltage (Note 2)	2.5	_	3.6	V	_
DC12	VDR	RAM Data Retention Voltage (Note 1)	2.0	_	_	V	_
DC16	VPOR	VDD Start Voltage (Note 3) to Ensure Internal Power-on Reset Signal	_	_	(Vss+ 0.3)	V	_
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.00005	_	0.115	V/μs	_

- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
  - 2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 33-5 for BOR values.
  - 3: VDD voltage must remain below VPOR for a minimum of 200 µs to ensure POR.

#### TABLE 33-5: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS				Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated)					
Param. No. Characteristics				Тур.	Max.	Units	Conditions		
BO10	VBOR	BOR Event on VDD transition high-to-low (Note 2)	2.2	_	2.384	V	Provided BOREN bit (DEVCFG2<20>) = 1.		
BO11 VDSBOR BOR Event on VDD transition high-to-low while in Deep Sleep					2.0	V	Provided DSBOREN bit (DEVCFG2<23>) = 1.		

- **Note 1:** Parameters are for design guidance only and are not tested in manufacturing.
  - 2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN.

#### **TABLE 33-6: LOW-VOLTAGE DETECT CHARACTERISTICS**

DC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param No.	Symbol	Chara	cteristic	Min.	Тур.	Max.	Units	Conditions	
HLV10	VHLVD	HLVD Voltage on VDD	LVDL<3:0> = 0100 <sup>(1)</sup>	3.45	3.59	3.73	V	_	
		Transition	LVDL<3:0> = 0101	3.30	3.44	3.57	V	_	
			LVDL<3:0> = 0110	3.00	3.13	3.25	V	_	
			LVDL<3:0> = 0111	2.80	2.92	3.03	V	_	
			LVDL<3:0> = 1000	2.70	2.81	2.92	V	_	
			LVDL<3:0> = 1001	2.50	2.60	2.71	V	_	
			LVDL<3:0> = 1010	2.40	2.50	2.60	V	_	
HLV11	VHTHL	HLVD Voltage on HLVDIN Pin Transition	LVDL<3:0> = 1111	_	1.20	_	V	_	

Note 1: Trip points for values of HLVD<3:0>, from '0000' to '0011' and '1011' to '1110' are not implemented.

#### TABLE 33-7: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

.,	ABEL 66 11 Be challed the first of Electrical Control (BB)										
DC CHARA	CTERISTICS	3	Standard Ope (unless other Operating terr	,							
Parameter No.	Typical <sup>(3)</sup>	Max.	Units Conditions								
Operating (	Current (IDD)	PBCLK Enab	led, CHECON<	PREFEN> = 0b11, PBCLK Divisor = 1:8 (Notes 1, 2, 5)							
DC20	8.2	10	mA 8 MHz at 3.3v								
DC21	15	24	mA	mA 36 MHz at 3.3v (Note 4)							
DC22	25	40	mA 72 MHz at 3.3v								

- **Note 1:** A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.
  - 2: The test conditions for IDD measurements are as follows:
    - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
    - OSC2/CLKO is configured as an I/O input pin
    - USB PLL oscillator is disabled if the USB module is implemented and VUSB3V3 is connected to VDD, PBCLK divisor = 1:8
    - CPU, Program Flash, and SRAM data memory are operational, SRAM data memory Wait states = 1
    - No peripheral modules are operating (ON bit = 0)
    - · WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
    - All I/O pins are configured as inputs and pulled to Vss
    - MCLR = VDD
    - CPU executing while(1) statement from Flash
    - · RTCC and JTAG are disabled
    - BOREN bit (DEVCFG2<20>) = 1
  - **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
  - **4:** This parameter is characterized, but not tested in manufacturing.
  - **5:** IPD electrical characteristics for devices with 256 KB Flash are only provided as Preliminary information.

TABLE 33-8: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACTI	ERISTICS		Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Parameter No.	Typical <sup>(2)</sup>	Max.	Units Conditions					
Idle Current (III	DLE): Core Of	f, Clock on E	Base Current	(Notes 1, 4)				
DC32a	1	3	mA		8 MHz (Note 3)			
DC33a	4.6	8	mA		36 MHz (Note 3)			
DC34a	8	14	mA		72 MHz			
DC37a	19	_	μA	-40°C LPRC (31 kHz)				
DC37b	36	_	μA	+25°C 3.3V (Note 3) +85°C				
DC37c	74	_	μA					

**Note 1:** The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)</li>
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode (CPU core Halted), and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared
- · WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- · RTCC and JTAG are disabled
- **2:** Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.
- **4:** IIDLE electrical characteristics for devices with 256 KB Flash are only provided as Preliminary information.

TABLE 33-9: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARAC	TERISTICS	;	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-Temp					
Param. No.	Typical <sup>(2)</sup>	Maximum	Units	Conditions				
Power-Do	own Curren	t (IPD) (Note	1)					
DC40k	9.4	20	μA	-40°C				
DC40I	13	40	μA	+25°C	Sloop (Note 4)			
DC40m	40	90	μA	+85°C	Sleep (Note 1)			
DC40n	86	200	μA	+105°C				
DC41k	125	400	nA	-40°C				
DC41I	150	500	nA	+25°C	Doon Sloon (Note E)			
DC41m	500	3000	nA	+85°C	Deep Sleep (Note 5)			
DC41n	1200	5000	nA	+105°C				
Module D	Differential (	Current						
DC44a	0.85	_	μА	3.6V	Watchdog Timer Current: ∆IWDT (Note 3)			
DC44c	1000	_	μА	3.6V	ADC Current: ΔIADC (Notes 3, 4)			
DC44e	0.06	_	μA	3.6V	Deep Sleep Watchdog Timer Current: ΔIDSWDT (Note 3)			
DC44f	1.1	_	μΑ	3.6V	RTCC Current: AIRTCC (Note 3)			

Note 1: The test conditions for IPD current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- If USB is implemented, USB PLL is disabled (USBMD = 1), VUSB3V3 is connected to VDD
- · CPU is in Sleep mode
- L1 Cache and Prefetch modules are disabled
- No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is set. All clocks are disabled ON bit (PBDIV<15>) = 0
- · WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- Voltage regulator is in Stand-by mode (VREGS = 0)
- BOREN bit (DEVCFG2<20>) = 0, VDD Brown-out Reset (BOR) disabled
- 2: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Voltage regulator is operational (VREGS = 1).
- 5: The test conditions for Deep Sleep mode current measurements are as follows:
  - All I/O pins are configured as inputs and pulled to Vss
  - DSBOREN, DSWDTEN, and DGPREN are set to '0' and RTCDIS is set to '1'

TABLE 33-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

No.	aracteristics w Voltage	Operating tempe	-4			for Industrial C for V-temp
No. Symbol Cha		Min.				
VIL Input Lo	w Voltage	Min. Typical <sup>(1)</sup> Max.		Units	Conditions	
DI10 I/O Pins	with PMP	Vss	_	0.15 VDD	V	
I/O Pins		Vss	_	0.2 VDD	V	
DI18 SDAx, S	CLx	Vss	_	0.3 VDD	V	SMBus disabled (Note 4)
DI19 SDAx, S	CLx	Vss	_	8.0	V	SMBus enabled (Note 4)
VIH Input Hi	gh Voltage					
DI20 I/O Pins	not 5V-tolerant <sup>(5)</sup>	0.65 VDD	_	VDD	V	(Note 4,6)
I/O Pins PMP <sup>(5)</sup>	5V-tolerant with	0.25 VDD + 0.8V	_	5.5	V	(Note 4,6)
I/O Pins	5V-tolerant <sup>(5)</sup>	0.65 VDD	_	5.5	V	
DI28 SDAx, S	CLx	0.65 VDD	_	5.5	V	SMBus disabled (Note 4,6)
DI29 SDAx, S	CLx	2.1	_	5.5	V	SMBus enabled, 2.0V ≤ VPIN ≤ 5.5 ( <b>Note 4,6</b> )
DI30 ICNPU Change Pull-up (	Notification Current	-450	-250	-50	μΑ	VDD = 3.3V, VPIN = VSS (Note 3,6)
	Notification vn Current <sup>(4)</sup>	50	250	450	μA	VDD = 3.3V, VPIN = VDD
II∟ Input Le (Note 3)	akage Current					
DI50 I/O Ports	(7)	_	_	<u>+</u> 1	μΑ	VSS ≤ VPIN ≤ VDD, Pin at high-impedance
DI51 Analog II	nput Pins	_	_	<u>+</u> 1	μΑ	VSS ≤ VPIN ≤ VDD, Pin at high-impedance
DI55 MCLR <sup>(2)</sup>		_	_	<u>+</u> 1	μА	$Vss \leq Vpin \leq Vdd$
DI56 OSC1		_	_	<u>+</u> 1	μΑ	VSS ≤ VPIN ≤ VDD, XT and HS modes

- **Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as current sourced by the pin.
  - 4: This parameter is characterized, but not tested in manufacturing.
  - 5: See the "Pin Diagrams" section for the 5V-tolerant pins.
  - **6:** The Vih specifications are only in relation to externally applied inputs, and not with respect to the user-selectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum Vih of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.
  - 7: PA2 may display leakage up to 3.2uA at 85°C and 4uA at 105°C.

TABLE 33-11: DC CHARACTERISTICS: I/O PIN INPUT INJECTION CURRENT SPECIFICATIONS

DC CHA	ARACTER	RISTICS	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteristics	Min. Typ. <sup>(1)</sup> Max. Units Conditions						
DI60a	licl	Input Low Injection Current	0	_	<sub>-5</sub> (2,5)	mA	This parameter applies to all pins, with the exception of the power pins.		
DI60b	lich	Input High Injection Current	0	_	+5(3,4,5)	mA	This parameter applies to all pins, with the exception of all 5V tolerant pins, and the SOSCI, SOSCO, OSC1, D+, and D- pins.		
DI60c	∑lict	Total Input Injection Current (sum of all I/O and Control pins)	-20 <sup>(6)</sup>	_	+20(6)	mA	Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins (   IICL +   IICH   ) $\leq \sum$ IICT )		

- Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 2: VIL source < (Vss 0.3). Characterized but not tested.
  - 3: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
  - **4:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
  - 5: Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS 0.3)).
  - 6: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 2, IICL = (((Vss 0.3) VIL source) / Rs). If Note 3, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ Vsource ≤ (VDD + 0.3), injection current = 0.

### TABLE 33-12: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS		Standar (unless Operatin	otherw	ise state	ed) -40°C $\leq$ TA $\leq$ +85°C for Industrial -40°C $\leq$ TA $\leq$ +105°C for V-temp		
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO10	Vol	Output Low Voltage I/O Pins	_	_	0.4	V	IOL ≤ 10 mA, VDD = 3.3V
		Output High Voltage	1.5 <sup>(1)</sup>	_	_		IOH ≥ -14 mA, VDD = 3.3V
DO20	Vон	I/O Pins	2.0 <sup>(1)</sup>	_	_	V	IOH ≥ -12 mA, VDD = 3.3V
DOZU VOH	VOH		2.4	_	_	V	IOH ≥ -10 mA, VDD = 3.3V
			3.0 <sup>(1)</sup>	_	_	]	IOH ≥ -7 mA, VDD = 3.3V

Note 1: Parameters are characterized, but not tested.

TABLE 33-13: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated)   Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteristics	Min.	Conditions					
		Program Flash Memory <sup>(3)</sup>							
D130	Ep	Cell Endurance	20,000	_	_	E/W	_		
D131	VPR	VDD for Read	2.5	_	3.6	V	_		
D132	VPEW	VDD for Erase or Write	2.5	_	3.6	V	_		
D134	TRETD	Characteristic Retention	10	_	_	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	_	10	_	mA	_		
	Tww	Word Write Cycle Time	_	471	_	es	See Note 4		
D136	Trw	Row Write Cycle Time	_	8020	_	Cycles	See Note 2,4		
D137	TPE	Page Erase Cycle Time	_	240114	_	FRC (	See Note 4		
	TCE	Chip Erase Cycle Time	_	640304	_	보	See Note 4		

- Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.
  - 2: The minimum SYSCLK for row programming is 4 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).
  - **3:** Refer to the "PIC32 Flash Programming Specification" (DS60001145) for operating conditions during programming and erase cycles.
  - 4: This parameter depends on FRC accuracy (See Table 33-21) and FRC tuning values (See Register 8-2).

TABLE 33-14: DC CHARACTERISTICS: PROGRAM FLASH MEMORY WAIT STATES

DC CHARACTERISTICS	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp								
Required Flash Wait States	SYSCLK	Units	Conditions						
0 Wait States	0 - 18	MHz	_						
1 Wait State	19 - 36	MHz	_						
2 Wait States	37 - 54	MHz	_						
3 Wait States	55 - 72	MHz	_						

#### **TABLE 33-15: COMPARATOR SPECIFICATIONS**

DC CHARACTERISTICS			Standard Operating Conditions (see Note 4): 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments	
D300	VIOFF	Input Offset Voltage	-10	_	+10	mV	AVDD = VDD, AVSS = VSS	
D301	VICM	Input Common Mode Voltage	0	_	AVDD	V	AVDD = VDD, AVSS = VSS (Note 2)	
D302	CMRR	Common Mode Rejection Ratio	70	_	_	dB	Max Vicm = (VDD - 1)V (Note 2)	
D303A	TRESP	Large Signal Response Time	_	150	400	ns	AVDD = VDD, AVSS = VSS (Note 1,2)	
D303B	TSRESP	Small Signal Response Time	_	1000	_	ns	This is defined as an input step of 50 mV with 15 mV of overdrive (Note 2)	
D304	ON2ov	Comparator Enabled to Output Valid	_	_	10	μs	Comparator module is configured before setting the comparator ON bit (Note 2)	
D305	IVREF	Internal Voltage Reference	1.16	1.2	1.24	V	_	
D312	TSET	Internal Comparator Voltage DRC Reference Setting time	_	_	1	μs	(Note 3)	

**Note 1:** Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

**<sup>2:</sup>** These parameters are characterized but not tested.

<sup>3:</sup> Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but not tested in manufacturing.

**<sup>4:</sup>** The Comparator module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

TABLE 33-16: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp							
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments			
D312	TSET	Internal 4-bit DAC Comparator Reference Settling time	_	1	10	μs	See Note 1			
D313	DACREFH		AVss		AVDD	V	CVRSRC with CVRSS = 0			
		Reference Range	VREF-	_	VREF+	V	CVRSRC with CVRSS = 1			
D314	DVREF	CVREF Programmable Output Range	0		0.625 x DACREFH	V	0 to 0.625 DACREFH with DACREFH/24 step size			
			0.25 x DACREFH		0.719 x DACREFH	V	0.25 x DACREFH to 0.719 DACREFH with DACREFH/32 step size			
D315	DACRES	Resolution	_	_	DACREFH/24	_	CVRCON <cvrr> = 1</cvrr>			
			_	_	DACREFH/32	_	CVRCON <cvrr> = 0</cvrr>			
D316	DACACC	Absolute Accuracy <sup>(2)</sup>	_	_	1/4	LSB	DACREFH/24, CVRCON <cvrr> = 1</cvrr>			
			_	_	1/2	LSB	DACREFH/32, CVRCON <cvrr> = 0</cvrr>			

**Note 1:** Settling time was measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but is not tested in manufacturing.

### **TABLE 33-17: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS**


DC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics	Min. Typical Max. Units Comme				Comments	
D321	CEFC	External Filter Capacitor Value	8	10	_	μF	Capacitor must be low series resistance (1 ohm). Typical voltage on the VCAP pin is 1.8V.	

<sup>2:</sup> These parameters are characterized but not tested.

# 33.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX1XX/2XX 28/44-pin XLP Family AC characteristics and timing parameters.

### FIGURE 33-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### **TABLE 33-18: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS**

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics	Min. Typical <sup>(1)</sup> Max. Units Conditions					
DO50	Cosco	OSC2 pin	_	_	15		In XT and HS modes when an external crystal is used to drive OSC1	
DO56	Сю	All I/O pins and OSC2	_	_	50	pF	EC mode	
DO58	Св	SCLx, SDAx	_	_	400	pF	In I <sup>2</sup> C mode	

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### FIGURE 33-2: EXTERNAL CLOCK TIMING




TABLE 33-19: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics	Min.	Typ. <sup>(1)</sup>	Max.	Units	Conditions	
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	50	MHz	EC (Note 3)	
OS12		Oscillator Crystal Frequency	4	_	10	MHz	XT (Note 3)	
OS13			10	_	25	MHz	HS (Note 3)	
OS15			32	32.768	100	kHz	Sosc (Note 3)	
OS20	Tosc	Tosc = 1/Fosc = Tcy (Note 2)		_	_	_	See parameter OS10 for Fosc value	
OS30	TosL, TosH	External Clock In (OSC1) High or Low Time	0.375 x Tosc	_	_	ns	EC (Note 3)	
OS31	TosR, TosF	External Clock In (OSC1) Rise or Fall Time	_	_	7.5	ns	EC (Note 3)	
OS40	Тоѕт	Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and Sosc Clock Oscillator modes)	_	1024	_	Tosc	(Note 3)	
OS41	TFSCM	Primary Clock Fail Safe Time-out Period	_	2	_	ms	(Note 3)	
OS42	Gм	External Oscillator Transconductance (Primary Oscillator only)	14	16	18	mA/V	VDD = 3.3V, TA = +25°C (Note 3)	

- Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are characterized but are not tested.
  - 2: Instruction cycle period (TcY) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin.
  - 3: This parameter is characterized, but not tested in manufacturing.

#### **TABLE 33-20: PLL CLOCK TIMING SPECIFICATIONS**

AC CHARACTERISTICS			(unless of	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteristi	cs <sup>(1)</sup>	Min.	Typical	Max.	Units	Conditions		
OS50	FIN	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		4	-	5	MHz	ECPLL, HSPLL, and FRCPLL modes		
OS51	Fsys (SYSCLK)	On-Chip VCO Syste Frequency	m	0	_	72	MHz	_		
OS52	Fvco	VCO Output Frequency		60	_	120	MHz	FVCO output frequency to input of PLLODIV		
OS53	FPLL	PLL Output Frequen	су	1	_	72	MHz	Output frequency from PLLODIV		

Note 1: These parameters are characterized, but not tested in manufacturing.

PLL Start-up Time (Lock Time)

(Period Jitter or Cumulative)

CLKO Stability(2)

2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

-0.25

2

+0.25

ms

%

period

Measured over 100 ms

$$Effective Jitter = \frac{D_{CLK}}{\sqrt{\frac{SYSCLK}{CommunicationClock}}}$$

For example, if SYSCLK = 40 MHz and SPI bit rate = 20 MHz, the effective jitter is as follows:

$$Effective Jitter = \frac{D_{CLK}}{\sqrt{\frac{40}{20}}} = \frac{D_{CLK}}{1.41}$$

#### **TABLE 33-21: INTERNAL FRC ACCURACY**

AC CHA	RACTERISTICS	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated)									
Param. No.	Characteristics	Min.	Тур.	Max.	Units	Conditions					
Internal	Internal FRC Accuracy @ 8.00 MHz <sup>(1)</sup>										
F20b	FRC	-3		3	%	_					

Note 1: Frequency calibrated at 25°C and 3.3V. The TUN bits can be used to compensate for temperature drift.

**OS54** 

**OS55** 

TLOCK

**DCLK** 

#### **TABLE 33-22: INTERNAL LPRC ACCURACY**

	7.521.00.22										
AC CHARACTERISTICS		(unless	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated)								
Param. No.	Characteristics	Min.	Typical	Max.	Units	Conditions					
LPRC @	LPRC @ 31.25 kHz <sup>(1)</sup>										
F21	LPRC	-35	_	+35	%	_					

Note 1: Change of LPRC frequency as VDD changes.

### FIGURE 33-3: I/O TIMING CHARACTERISTICS




TABLE 33-23: I/O TIMING REQUIREMENTS


AC CHAI	RACTERIS	STICS	(unless other	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteris	racteristics <sup>(2)</sup> Min. Typical <sup>(1)</sup> Max. Units C					Conditions		
DO31	TioR	Port Output Rise Tin	ne	_	5	15	ns	VDD < 2.0V		
				_	5	10	ns	VDD > 2.0V		
DO32	TioF	Port Output Fall Tim	е	_	5	15	ns	VDD < 2.0V		
				_	5	10	ns	VDD > 2.0V		
DI35	TINP	INTx Pin High or Lo	w Time	20	_		ns	_		
DI40	TRBP	CNx High or Low Tir	me (input)	2	10		Tsysclk	_		

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.


<sup>2:</sup> This parameter is characterized, but not tested in manufacturing.

#### FIGURE 33-4: POWER-ON RESET TIMING CHARACTERISTICS

Internal Voltage Regulator Enabled
Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)



Internal Voltage Regulator Enabled Clock Sources = (HS, HSPLL, XT, XTPLL and Sosc)



- Note 1: The power-up period will be extended if the power-up sequence completes before the device exits from BOR (VDD < VDDMIN).
  - 2: Includes interval voltage regulator stabilization delay.

Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC) MCLR **TMCLR** (SY20) BOR **T**BOR (TSYSDLY) (SY30) SY02 Reset Sequence - CPU Starts Fetching Code Clock Sources = (HS, HSPLL, XT, XTPLL and Sosc) (TSYSDLY) SY02 Reset Sequence \_ CPU Starts Fetching Code Tost (SY10)

**FIGURE 33-5: EXTERNAL RESET TIMING CHARACTERISTICS** 

**TABLE 33-24: RESETS TIMING** 

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions	
SY00	Tpu	Power-up Period Internal Voltage Regulator Enabled	_	400	600	μS	_	
SY02	Tsysdly	System Delay Period: Time Required to Reload Device Configuration Fuses plus SYSCLK Delay before First instruction is Fetched.	_	1 μs + 8 SYSCLK cycles		_	_	
SY20	TMCLR	MCLR Pulse Width (low)	_	2	_	μS	_	
SY30	TBOR	BOR Pulse Width (low)	_	1	_	μS	_	

These parameters are characterized, but not tested in manufacturing. Note 1:

<sup>2:</sup> Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Characterized by design but not tested.

FIGURE 33-6: TIMER1 - TIMER5 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 33-25: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS <sup>(1)</sup>	Standard Operating Co (unless otherwise stat	
AC CHARACTERISTICS	Operating temperature	-40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +105°C for V-temp

Param. No.	Symbol	Charac	teristics <sup>(2)</sup>	Min.	Typical	Max.	Units	Conditions
TA10	A10 TTXH TXCK Synchronous, [High Time with prescaler		[(12.5 ns or 1 TPB)/N] + 25 ns	_	_	ns	Must also meet parameter TA15	
			Asynchronous, with prescaler	10	_	_	ns	_
TA11	TTXL	TxCK Low Time	Synchronous, with prescaler			_	ns	Must also meet parameter TA15
			Asynchronous, with prescaler	10	_	_	ns	_
TA15	ТтхР	TxCK Input Period	Synchronous, with prescaler	[(Greater of 25 ns or 2 TPB)/N] + 30 ns	_	_	ns	VDD > 2.7V
				[(Greater of 25 ns or 2 TPB)/N] + 50 ns	_	_	ns	VDD < 2.7V
			Asynchronous, with prescaler	20	_	_	ns	V <sub>DD</sub> > 2.7V (Note 3)
				50	_	_	ns	V <sub>DD</sub> < 2.7V (Note 3)
OS60	Fт1	SOSC1/T1CK Oscillator Input Frequency Range (oscillator enabled by setting the TCS (T1CON<1>) bit)		32	_	50	kHz	_
TA20	TCKEXTMRL	Delay from E Clock Edge t Increment	xternal TxCK o Timer	_	_	1	Трв	_

Note 1: Timer1 is a Type A timer.

2: This parameter is characterized, but not tested in manufacturing.

**3:** N = Prescale Value (1, 8, 64, 256).


TABLE 33-26: TIMER2, 3, 4, 5 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature  $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$  for Industrial  $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$  for V-temp

Param. No.	Symbol	Characteristics <sup>(1)</sup>		Min.	Max.	Units	Conditions		
TB10	ТтхН	TxCK High Time	Synchronous, with prescaler	[(12.5 ns or 1 TPB)/N] + 25 ns	_	ns	Must also meet parameter TB15	value (1, 2, 4, 8,	
TB11	TTXL	TxCK Low Time	Synchronous, with prescaler	[(12.5 ns or 1 TPB)/N] + 25 ns			Must also meet parameter TB15	OEG)	
TB15	ТтхР	TxCK Input	Synchronous, with prescaler	[(Greater of [(25 ns or 2 TPB)/N] + 30 ns	_	ns	VDD > 2.7V		
		Period		[(Greater of [(25 ns or 2 TPB)/N] + 50 ns	_	ns	VDD < 2.7V		
TB20	TCKEXTMRL		External TxCK to Timer Increment	_	1	Трв		-	

Note 1: These parameters are characterized, but not tested in manufacturing.

### FIGURE 33-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




#### TABLE 33-27: INPUT CAPTURE MODULE TIMING REQUIREMENTS

Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Max.	Units	Con	ditions
IC10	TccL	ICx Input Low Time	[(12.5 ns or 1 TPB)/N] + 25 ns	_	ns	Must also meet parameter IC15.	N = prescale value (1, 4, 16)
IC11	TccH	ICx Input High Time	[(12.5 ns or 1 TPB)/N] + 25 ns	_	ns	Must also meet parameter IC15.	
IC15	TccP	ICx Input Period	[(25 ns or 2 TPB)/N] + 50 ns	_	ns	_	

**Note 1:** These parameters are characterized, but not tested in manufacturing.

### FIGURE 33-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



#### TABLE 33-28: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp							
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions			
OC10	TccF	OCx Output Fall Time	ns See parameter [							
OC11	TccR	OCx Output Rise Time		ns See parameter D0						

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### FIGURE 33-9: OCx/PWM MODULE TIMING CHARACTERISTICS




TABLE 33-29: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp					
Param No.	Symbol	Characteristics <sup>(1)</sup>	Min	Typical <sup>(2)</sup>	Max	Units	Conditions	
OC15	TFD	Fault Input to PWM I/O Change	_	_	50	ns	_	
OC20	TFLT	Fault Input Pulse Width	50	_	_	ns	_	

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 33-10: SPIX MODULE MASTER MODE (CKE = 0, SMP = 1) TIMING CHARACTERISTICS




TABLE 33-30: SPIx MASTER MODE (CKE = 0, SMP = 1) TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions		
SP10	TscL	SCKx Output Low Time (Note 3)	Tsck/2	_	_	ns	_		
SP11	TscH	SCKx Output High Time (Note 3)	Tsck/2	_	_	ns	_		
SP15	TscK	SPI Clock Speed	_	_	25	MHz	_		
SP20	TscF	SCKx Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32		
SP21	TscR	SCKx Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31		
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32		
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31		
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V		
	TscL2doV	SCKx Edge	_	_	20	ns	VDD < 2.7V		
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_		
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_		

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - **2:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - **3:** The minimum clock period for SCKx is 50 ns. Therefore, the clock generated in Master mode must not violate this specification.
  - 4: Assumes 30 pF load on all SPIx pins.

FIGURE 33-11: SPIx MODULE MASTER MODE (CKE = 1, SMP = 1) TIMING CHARACTERISTICS




TABLE 33-31: SPIx MODULE MASTER MODE (CKE = 1, SMP = 1) TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions		
SP10	TscL	SCKx Output Low Time (Note 3)	Tsck/2	_	_	ns	_		
SP11	TscH	SCKx Output High Time (Note 3)	Tsck/2	_	_	ns	_		
SP15	TscK	SPI Clock Speed	_	_	25	MHz	_		
SP20	TscF	SCKx Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32		
SP21	TscR	SCKx Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31		
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32		
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31		
SP35	TscH2DoV,	•	_	_	15	ns	VDD > 2.7V		
	TscL2DoV	SCKx Edge	_	_	20	ns	VDD < 2.7V		
SP36	TDOV2sc, TDOV2scL	SDOx Data Output Setup to First SCKx Edge	15	_	_	ns	_		
SP40	TDIV2scH,	Setup Time of SDIx Data Input to	15	_		ns	VDD > 2.7V		
	TDIV2scL	SCKx Edge	20	_	_	ns	VDD < 2.7V		
SP41 TscH2DiL,		Hold Time of SDIx Data Input	15	_	_	ns	VDD > 2.7V		
	TscL2DIL	to SCKx Edge	20	_	_	ns	VDD < 2.7V		

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - **3:** The minimum clock period for SCKx is 50 ns. Therefore, the clock generated in Master mode must not violate this specification.
  - 4: Assumes 30 pF load on all SPIx pins.

FIGURE 33-12: SPIX MODULE SLAVE MODE (CKE = 0, SMP = 1) TIMING CHARACTERISTICS




TABLE 33-32: SPIx MODULE SLAVE MODE (CKE = 0, SMP = 1) TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature- $40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min. Typ. <sup>(2)</sup> Max. Units Condition						
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2	_	_	ns	_		
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	_	_	ns	_		
SP72	TscF	SCKx Input Fall Time	_	_	_	ns	See parameter DO32		
SP73	TscR	SCKx Input Rise Time	_	_	_	ns	See parameter DO31		
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32		
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31		
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V		
	TscL2DoV	SCKx Edge	_	_	20	ns	VDD < 2.7V		
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	1	_	ns	_		
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx Input	175		_	ns	_		
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance (Note 3)	5	_	25	ns	_		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	Tsck + 20	_	_	ns	_		

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 3: The minimum clock period for SCKx is 50 ns.
  - 4: Assumes 30 pF load on all SPIx pins.

FIGURE 33-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS




TABLE 33-33: SPIx MODULE SLAVE MODE (CKE = 1, SMP = 1) TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial -40°C $\leq$ TA $\leq$ +105°C for V-temp					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions		
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2	_	_	ns	_		
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	_	_	ns	_		
SP72	TscF	SCKx Input Fall Time	_	5	10	ns	_		
SP73	TscR	SCKx Input Rise Time	_	5	10	ns	_		
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32		
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31		
SP35	TscH2DoV,	· •	_	_	20	ns	VDD > 2.7V		
	TscL2DoV	SCKx Edge	_	_	30	ns	VDD < 2.7V		
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_		
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_		
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↓ or SCKx ↑ Input	175	_	_	ns	_		


- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 3: The minimum clock period for SCKx is 50 ns.
  - 4: Assumes 30 pF load on all SPIx pins.

### TABLE 33-33: SPIx MODULE SLAVE MODE (CKE = 1, SMP = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial -40°C $\leq$ TA $\leq$ +105°C for V-temp				
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance (Note 4)	5	_	25	ns	_
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	Тscк + 20	_	_	ns	_
SP60	TssL2DoV	SDOx Data Output Valid after SSx Edge	_	_	25	ns	_

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 3: The minimum clock period for SCKx is 50 ns.
  - 4: Assumes 30 pF load on all SPIx pins.

### FIGURE 33-14: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)



### FIGURE 33-15: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)




TABLE 33-34: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHARACTERISTICS				Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +105°C for V-temp				
Param. No.	Symbol	Charact	eristics	Min. <sup>(1)</sup> Max.		Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Трв * (BRG + 2)	_	μS	_	
			400 kHz mode	Трв * (BRG + 2)	_	μS	_	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS	_	
IM11	THI:SCL	Clock High Time	100 kHz mode	Трв * (BRG + 2)		μS	_	
			400 kHz mode	Трв * (BRG + 2)	_	μS	_	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS	_	
IM20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode		300	ns	CB is specified to be	
			400 kHz mode	20 + 0.1 CB	300	ns	from 10 to 400 pF	
			1 MHz mode (Note 2)	_	100	ns		
IM21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	_	1000	ns	CB is specified to be from 10 to 400 pF	
			400 kHz mode	20 + 0.1 Св	300	ns		
			1 MHz mode (Note 2)	_	300	ns		
IM25	Tsu:dat	Data Input Setup Time	100 kHz mode	250	_	ns	_	
			400 kHz mode	100	_	ns		
			1 MHz mode (Note 2)	100	_	ns		
IM26	THD:DAT	Data Input Hold Time	100 kHz mode	0	_	μS	_	
			400 kHz mode	0	0.9	μS		
			1 MHz mode (Note 2)	0	0.3	μs		
IM30	Tsu:sta	Start Condition Setup Time	100 kHz mode	Трв * (BRG + 2)	_	μS	Only relevant for Repeated Start condition	
			400 kHz mode	Трв * (BRG + 2)	_	μS		
			1 MHz mode (Note 2)	Трв * (BRG + 2)		μS		
IM31	THD:STA	Start Condition Hold Time	100 kHz mode	Трв * (BRG + 2)	_	μs	After this period, the	
			400 kHz mode	Трв * (BRG + 2)	_	μs	first clock pulse is generated	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μs	generated	
IM33	Tsu:sto	Stop Condition Setup Time	100 kHz mode	Трв * (BRG + 2)	_	μs		
			400 kHz mode	Трв * (BRG + 2)	_	μS		
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μs		
IM34	THD:STO	Stop Condition	100 kHz mode	Трв * (BRG + 2)	_	ns		
		Hold Time	400 kHz mode	Трв * (BRG + 2)	_	ns		
		the value of the 12	1 MHz mode (Note 2)	Трв * (BRG + 2)	_	ns		

**Note 1:** BRG is the value of the I<sup>2</sup>C Baud Rate Generator.

<sup>2:</sup> Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

<sup>3:</sup> The typical value for this parameter is 104 ns.

### TABLE 33-34: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE) (CONTINUED)


AC CHARACTERISTICS				Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp				
Param. No.	Symbol	Characteristics		Min. <sup>(1)</sup>	Max.	Units	Conditions	
IM40	TAA:SCL	CL Output Valid from Clock	100 kHz mode	_	3500	ns	_	
			400 kHz mode	_	1000	ns	_	
			1 MHz mode (Note 2)	_	350	ns	_	
IM45	TBF:SDA	40	100 kHz mode	4.7	_	μS	The amount of time the bus must be free before a new transmission can start	
			400 kHz mode	1.3	_	μS		
			1 MHz mode (Note 2)	0.5	_	μS		
IM50	Св	Bus Capacitive Loading		_	400	pF	_	
IM51	TPGD	Pulse Gobbler Delay		52	312	ns	See Note 3	

**Note 1:** BRG is the value of the I<sup>2</sup>C Baud Rate Generator.

<sup>2:</sup> Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

<sup>3:</sup> The typical value for this parameter is 104 ns.

### FIGURE 33-16: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)



### FIGURE 33-17: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)




TABLE 33-35: I2CX BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

АС СНА	RACTERIS	STICS		Standard Op (unless othe Operating ter	rwise s	t <b>ated)</b> e -40°	ons: 2.5V to 3.6V $C \le TA \le +85^{\circ}C \text{ for Industrial}$ $C \le TA \le +105^{\circ}C \text{ for V-temp}$
Param. No.	Symbol	Charact	eristics	Min.	Max.	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μS	PBCLK must operate at a minimum of 800 kHz
			400 kHz mode	1.3		μS	PBCLK must operate at a minimum of 3.2 MHz
			1 MHz mode (Note 1)	0.5	_	μS	_
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	_	μS	PBCLK must operate at a minimum of 800 kHz
			400 kHz mode	0.6	_	μS	PBCLK must operate at a minimum of 3.2 MHz
			1 MHz mode (Note 1)	0.5	_	μS	_
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF
			1 MHz mode (Note 1)	_	100	ns	
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF
			1 MHz mode (Note 1)	_	300	ns	
IS25	Tsu:dat	Data Input	100 kHz mode	250	_	ns	_
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode (Note 1)	100	_	ns	
IS26	THD:DAT	Data Input	100 kHz mode	0	_	ns	_
		Hold Time	400 kHz mode	0	0.9	μS	
			1 MHz mode (Note 1)	0	0.3	μS	
IS30	Tsu:sta	Start Condition	100 kHz mode	4700	_	ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_	ns	Start condition
			1 MHz mode (Note 1)	250	_	ns	
IS31	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first
		Hold Time	400 kHz mode	600	_	ns	clock pulse is generated
			1 MHz mode (Note 1)	250	_	ns	
IS33	Tsu:sto	Stop Condition	100 kHz mode	4000	_	ns	
		Setup Time	400 kHz mode	600		ns	
			1 MHz mode (Note 1)	600	_	ns	

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 33-35: I2CX BUS DATA TIMING REQUIREMENTS (SLAVE MODE) (CONTINUED)

AC CHARACTERISTICS				Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp				
Param. No.	Symbol	Characte	eristics	Min.	Max.	Units	Conditions	
IS34	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	_	
		Hold Time	400 kHz mode	600	_	ns		
			1 MHz mode (Note 1)	250		ns		
IS40	TAA:SCL	Output Valid from	100 kHz mode	0	3500	ns	_	
		Clock	400 kHz mode	0	1000	ns		
			1 MHz mode (Note 1)	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	The amount of time the bus	
			400 kHz mode	1.3	_	μS	must be free before a new	
			1 MHz mode (Note 1)	0.5	_	μS	transmission can start	
IS50	Св	Bus Capacitive Lo	ading	_	400	pF	_	

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

### **TABLE 33-36: UART TIMING CHARACTERISTICS**

AC CHARACTERISTICS				Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp				
Param. No.	Symbol	Charac	teristics	Min.	Тур.	Max.	Units	Conditions
UT10			BRGH = 0	_	_	4.5		Baud rate = (FPBCLK / (16 * (UxBRG + 1))
UT20	FB	Baud Rate	BRGH = 1	Msps		Msps	Baud rate = (FPBCLK / (4 * (UxBRG + 1))	

### **TABLE 33-37: ADC MODULE SPECIFICATIONS**

	AC CHAR	RACTERISTICS	(unless oth	nerwise sta	-40°C ≤ TA ≤	≤ +85°C	3.6V C for Industrial C for V-temp
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions
Device 3	Supply						
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 3.0V		Lesser of VDD + 0.3 or 3.6	٧	(Note 5)
AD02	AVss	Module Vss Supply	Vss		AVDD	V	(Note 1)
Referen	ce Inputs						
AD05 AD05a	VREFH	Reference Voltage High	AVss + 2.5	1 1	AVDD	V V	(Note 1) VREFH = AVDD (Note 3)
AD06	VREFL	Reference Voltage Low	AVss	-	VREFH - 2.0	V	(Note 1)
AD07	VREF	Absolute Reference Voltage (VREFH – VREFL)	2.0		AVDD	٧	(Note 3)
AD08 AD08a	IREF	Current Drain		250 —	400 3	μA μA	ADC operating ADC off
Analog	Input						
AD12	VINH-VINL	Full-Scale Input Span	VREFL		VREFH	V	_
AD13	VINL	Absolute VINL Input Voltage	AVss - 0.3	1	AVDD/2	V	_
AD14	VIN	Absolute Input Voltage	AVss - 0.3	_	AVDD + 0.3	V	_
AD15	_	Leakage Current	_	±0.001	±0.610	μA	VINL = AVSS = VREFL = 0V, AVDD = VREFH = $3.3V$ Source Impedance = $10 \text{ k}\Omega$
AD17	RIN	Recommended max Impedance of Analog Voltage Source	_	_	5k	Ω	AD1CON3 <samc>, parameter AD57 TSAMP spec, hence FCNV spec is dependent on analog sig- nal source impedance.</samc>
		leasurements with Exte	rnal VREF+/V	REF-			
AD20c		Resolution		10 data bit	s	bits	_
AD21c	INL	Integral Non-linearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD22c	DNL	Differential Non-linearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V (Note 2)
AD23c	GERR	Gain Error	> -1	<u> </u>	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD24c	EOFF	Offset Error	> -1	_	< 1	Lsb	VINL = AVSS = 0V, AVDD = 3.3V
AD25c		Monotonicity	_	_	_	_	Guaranteed

- Note 1: These parameters are not characterized or tested in manufacturing.
  - 2: With no missing codes.
  - **3:** These parameters are characterized, but not tested in manufacturing.
  - **4:** Characterized with a 1 kHz sine wave.
  - **5:** The ADC module is functional at VBORMIN < VDD < 3.0V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

TABLE 33-37: ADC MODULE SPECIFICATIONS (CONTINUED)

	AC CHAR	RACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions		
ADC Ac	curacy - N	leasurements with Inter	nal VREF+/V	REF-					
AD20d	Nr	Resolution		10 data bits	3	bits	(Note 3)		
AD21d	INL	Integral Non-linearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.0V to 3.6V (Note 3)		
AD22d	DNL	Differential Non-linearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.0V to 3.6V (Notes 2,3)		
AD23d	GERR	Gain Error	> -4	_	< 4	LSb	VINL = AVSS = 0V, AVDD = 3.0V to 3.6V (Note 3)		
AD24d	EOFF	Offset Error	> -2	_	< 2	LSb	VINL = AVSS = 0V, AVDD = 3.0V to 3.6V (Note 3)		
AD25d		Monotonicity	_		_	_	Guaranteed		
Dynamic Performance									
AD32b	SINAD	Signal to Noise and Distortion	55	58.5	_	dB	(Notes 3,4)		
AD34b	ENOB	Effective Number of bits	9.0	9.5	_	bits	(Notes 3,4)		

Note 1: These parameters are not characterized or tested in manufacturing.

- **2:** With no missing codes.
- 3: These parameters are characterized, but not tested in manufacturing.
- 4: Characterized with a 1 kHz sine wave.
- **5:** The ADC module is functional at VBORMIN < VDD < 3.0V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

### TABLE 33-38: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

AC CHA	ARACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Conditions				
Clock P	arameter	S							
AD50	TAD	ADC Clock Period <sup>(2)</sup>	111	_	_	ns	_		
Convers	sion Rate								
AD55	TCONV	Conversion Time	_	13 TAD	_	_	_		
AD56	FCNV	Throughput Rate (Sampling Speed)	_		600	ksps	FCNV=1/((SAMC*TAD) + (13*TAD))		
			2	_	_		RSource ≤ 500 Ω		
AD57	TSAMP	Sample Time	6	_	_	TAD	RSource ≤ 5k Ω		
Timing	Paramete	rs							
AD60	TPCS	Conversion Start from Sample Trigger <sup>(3)</sup>	_	1.0 TAD	ı		Auto-Convert Trigger (SSRC<2:0> = 111) not selected		
AD61	TPSS	Sample Start from Setting Sample (SAMP) bit	0.5 TAD	_	1.5 TAD	_	_		
AD62	TCSS	Conversion Completion to Sample Start (ASAM = 1) <sup>(3)</sup>	_	0.5 TAD	_	_	_		
AD63	TDPU	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(3)</sup>	_	_	2	μS	_		


Note 1: These parameters are characterized, but not tested in manufacturing.

<sup>2:</sup> Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

**<sup>3:</sup>** Characterized by design but not tested.


**<sup>4:</sup>** The ADC module is functional at VBORMIN < VDD < 3.0V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

FIGURE 33-18: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000)




- 1 Software sets ADxCON. SAMP to start sampling.
- ② Sampling starts after discharge period. TSAMP is described in Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104) in the "PIC32 Family Reference Manual".
- 3 Software clears ADxCON. SAMP to start conversion.
- (4) Sampling ends, conversion sequence starts.
- 6 Convert bit 9.
- (6) Convert bit 8.
- 7 Convert bit 0.
- 8 One TAD for end of conversion.

FIGURE 33-19: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



(4) - Convert bit 8.





**TABLE 33-39: PARALLEL SLAVE PORT REQUIREMENTS** 

AC CH	IARACTE	RISTICS	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp						
Para m.No.	Symbol	Characteristics <sup>(1)</sup>	Min. Typ. Max. Units Conditions						
PS1	TdtV2wr H	Data In Valid before WR or CS Inactive (setup time)	20	_	_	ns	_		
PS2	TwrH2dt I	WR or CS Inactive to Data-In Invalid (hold time)	40 — ns —						
PS3	TrdL2dt V	RD and CS Active to Data-Out Valid	_	_	60	ns	_		
PS4	TrdH2dtl	RD Active or CS Inactive to Data-Out Invalid	0 — 10 ns —						
PS5	Tcs	CS Active Time	TPB + 40 — ns —						
PS6	Twr	WR Active Time	TPB + 25 — ns —						
PS7	TRD	RD Active Time	TpB + 25	_	_	ns	_		

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 33-21: PARALLEL MASTER PORT READ TIMING DIAGRAM




TABLE 33-40: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHA	ARACTER	ISTICS	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Тур.	Max.	Units	Conditions	
PM1	TLAT	PMALL/PMALH Pulse Width	_	1 Трв	_	_	_	
PM2	TADSU	Address Out Valid to PMALL/PMALH Invalid (address setup time)	_	2 Трв		_	1	
PM3	TADHOLD	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	_	1 Трв		_		
PM4	TAHOLD	PMRD Inactive to Address Out Invalid (address hold time)	5	_	_	ns		
PM5	TRD	PMRD Pulse Width	_	1 Трв	_	_		
РМ6	Tosu	PMRD or PMENB Active to Data In Valid (data setup time)	15	_	_	ns	_	
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)	5	_	_	ns		

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 33-22: PARALLEL MASTER PORT WRITE TIMING DIAGRAM




TABLE 33-41: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min. Typ. Max. Units Conditions					
PM11	Twr	PMWR Pulse Width	_	1 Трв	_	_	_	
PM12	TDVSU	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	_	2 Трв	_	_	_	
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	_	1 Трв			_	

Note 1: These parameters are characterized, but not tested in manufacturing.

### TABLE 33-42: OTG ELECTRICAL SPECIFICATIONS

AC CHARACTERISTICS				Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Тур.	Max.	Units	Conditions		
USB313	VUSB3V3	USB Voltage	3.0	_	3.6	V	Voltage on VUSB3V3 must be in this range for proper USB operation		
USB315	VILUSB	Input Low Voltage for USB Buffer	_	—	0.8	V	_		
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0		_	V	_		
USB318	VDIFS	Differential Input Sensitivity	_		0.2	V	The difference between D+ and D- must exceed this value while VCM is met		
USB319	VCM	Differential Common Mode Range	0.8		2.5	V	_		
USB320	Zout	Driver Output Impedance	28.0	_	44.0	Ω	_		
USB321	Vol	Voltage Output Low	0.0	_	0.3	V	1.425 kΩ load connected to Vusb3v3		
USB322	Vон	Voltage Output High	2.8		3.6	V	1.425 kΩ load connected to ground		


Note 1: These parameters are characterized, but not tested in manufacturing.

**TABLE 33-43: CTMU CURRENT SOURCE SPECIFICATIONS** 

	DC CHAP	RACTERISTICS	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +105^{\circ}\text{C}$ for V-temp					
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
CTMU CUR	RENT SOUR	CE						
CTMU0	Temp	Resolution	-2	_	+2	°C	3.3V @ -40°C to 125°C	
CTMUI1	Iout1	Base Range <sup>(1)</sup>	0.29	0.55	0.715	μA	CTMUCON<9:8> = 01	
CTMUI2	IOUT2	10x Range <sup>(1)</sup>	3.85	5.5	7.15	μA	CTMUCON<9:8> = 10	
CTMUI3	Іоит3	100x Range <sup>(1)</sup>	38.5	55	71.5	μA	CTMUCON<9:8> = 11	
CTMUI4	Iout4	1000x Range <sup>(1)</sup>	290	550	715	μA	CTMUCON<9:8> = 00	
CTMUFV1	VF	Temperature Diode Forward Voltage <sup>(1,2)</sup>	_	0.598	_	V	TA = +25°C, CTMUCON<9:8> = 01	
				0.658		V	TA = +25°C, CTMUCON<9:8> = 10	
			_	0.721	_	V	TA = +25°C, CTMUCON<9:8> = 11	
CTMUFV2	VFVR	Temperature Diode Rate of	_	-1.92	_	mV/ºC	CTMUCON<9:8> = 01	
		Change <sup>(1,2)</sup>	_	-1.74		mV/ºC	CTMUCON<9:8> = 10	
			_	-1.56	_	mV/°C	CTMUCON<9:8> = 11	

- **Note 1:** Nominal value at center point of current trim range (CTMUCON<15:10> = 000000).
  - 2: Parameters are characterized but not tested in manufacturing. Measurements taken with the following conditions:
    - VREF+ = AVDD = 3.3V
    - ADC module configured for conversion speed of 500 ksps
    - All PMD bits are cleared (PMDx = 0)
    - Executing a while(1) statement
    - Device operating from the FRC with no PLL
  - **3:** The CTMU module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

FIGURE 33-23: EJTAG TIMING CHARACTERISTICS




**TABLE 33-44: EJTAG TIMING REQUIREMENTS** 


AC CHARACTERISTICS			(unles	s otherw	rating Co vise state erature	•
Param. No.	Symbol	Description <sup>(1)</sup>	Min.	Max.	Units	Conditions
EJ1	Ттсксус	TCK Cycle Time	50	_	ns	_
EJ2	TTCKHIGH	TCK High Time	20	_	ns	_
EJ3	TTCKLOW	TCK Low Time	20	_	ns	_
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	10	_	ns	_
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	6	_	ns	_
EJ6	TTDOOUT	TDO Output Delay Time from Falling TCK	_	25	ns	_
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	_	10	ns	_
EJ8	TTRSTLOW	TRST Low Time	50	_	ns	_
EJ9	TRF	TAP Signals Rise/Fall Time, All Input and Output	_	_	ns	_


Note 1: These parameters are characterized, but not tested in manufacturing.


# 34.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS


The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range. Note:




















NOTES:			


### 35.0 PACKAGING INFORMATION

### 35.1 Package Marking Information

28-Lead SOIC



28-Lead QFN



44-Lead QFN



44-Lead TQFP



Example




Example



Example



Example



Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

By-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (a)
can be found on the outer packaging for this package.


**Note:** If the full Microchip part number cannot be marked on one line, it is carried over to the next line, thus limiting the number of available characters for customer-specific information.


### 35.2 Package Details


This section provides the technical details of the packages.

### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









Microchip Technology Drawing C04-052C Sheet 1 of 2

### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	ı	/ILLIMETER	S
Dimension		MIN	NOM	MAX
Number of Pins	N	101114	28	1717 0 1
Pitch	e		1.27 BSC	
Overall Height	A	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25 - 0.75		
Foot Length	Г	0.40	-	1.27
Footprint	L1		1.40 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### **RECOMMENDED LAND PATTERN**

Units		N	<b>IILLIMETER</b>	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	Х			0.60
Contact Pad Length (X28)	Υ			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2052A

# 28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-124C Sheet 1 of 2

# 28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		<b>IILLIMETER</b>	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	3.65 3.70 4.70		
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.70
Terminal Width	b	0.23	0.30	0.35
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed Pad	K	0.20	-	-

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


 ${\tt BSC: Basic\ Dimension.\ Theoretically\ exact\ value\ shown\ without\ tolerances.}$ 

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124C Sheet 2 of 2

# 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units			MILLIM	ETERS
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A


### 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]


For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging











·	Units		MILLIMETERS	3
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	е		0.65 BSC	
Overall Heigh	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D	8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	_	_

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

### 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIM	ETERS
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	
Din	nension Limits	MIN	NOM	MAX
Number of Leads	N		44	
Lead Pitch	е		0.80 BSC	
Overall Heigh	А	_	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	_	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	ф	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D	12.00 BSC		
Molded Package Width	E1	10.00 BSC		
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°


### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		l N	<b>IILLIMETER</b>	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch E			0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

NOTES:			

### APPENDIX A: REVISION HISTORY

### Revision A (May 2016)

This is the initial released version of this document.

### Revision B (April 2017)

This revision includes the following major changes, which are referenced by their respective chapter in Table A-1.

In addition, minor updates to text and formatting were incorporated throughout the document.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
"32-bit XLP Microcontrollers (up	Updated notes in Table 3 through Table 14.
to 256 KB Flash and 64 KB	Updated pin name in Table 7.
SRAM) with Audio and Graphics Interfaces, USB, and Advanced	Updated pin number shading in Table 9 through Table 14.
Analog"	
7.0 "Flash Program Memory"	Updated second note on first page.
5.0 "Resets"	Updated Figure 5-1
6.0 "Interrupt Controller"	Updated Table 6-1 and Table 6-2
8.0 "Oscillator Configuration"	References to the BFRC oscillator were changed to FRC (see <b>8.1 "Fail-Safe</b> Clock Monitor (FSCM)").
	Note 2 was added to the Oscillator Configuration Register Map (see Table 8-1).
	Updated Register 8-2, Register 8-3, Register 8-4, Register 8-5, Register 8-6, and Register 8-7
	Updated Table 8-1 and Figure 8-1
	The PB0DIV register was updated and renamed to: PBDIV (see Table 8-1 and Register 8-7).
10.0 "Prefetch Cache"	Added note to bit 2-0 description (see Register 10-1).
11.0 "USB On-The-Go (OTG)"	Updated input from BUS to VBUS (see Figure 11-1).
12.0 "I/O Ports"	Updated 12.1.4 "Input Change Notification"
	Removed bit names CNPUA4 and CNPDA4 (see Table 12-3).
	Removed bit names CNPUB4 and CNPDB4 (see Table 12-4).
	Removed bit names for register CNENA, bits 7-10 (see Table 12-3).
27.0 "High/Low-Voltage Detect (HLVD)"	Updated intro text.
29.0 "Power-Saving Features"	Updated 29.3 "Power-Saving Operation" text.
30.0 "Special Features"	The FPBDIV<1:0>, FCKSM<1:0>, POSCMOD<1:0>, and FNOSC<2:0> bit value definitions were updated in the DEVCFG1 register. (see Register 30-2).
	Added note for IESO bit definitions in the DEVCFG1 register. (see Register 30-2).
	Updated Register 30-3, bit 23, bit 20 definitions.
	Updated USERID<15:0> bit value definition in the DEVCFG3 register. (see Register 30-4).
	Updated Register 30-5, bit 1 definitions.
	Updated Table 30-2, virtual address F200, 17/1 bits.
	Updated 30.3.2 "On-Chip Regulator and BOR"

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
33.0 "Electrical Characteristics"	Updated Absolute Maximum Ratings list (see 33.0 "Electrical Characteristics").
	The Operating Voltage (VPOR) Standard Operating Conditions were updated. (see Table 33-4).
	Updated BO10 conditions (see Table 33-5).
	Updated DC characteristics and notes (see Table 33-7, Table 33-8, Table 33-9, Table 33-10, Table 33-14).
	Moved parameters OS16, OS17 in Table 33-19 to Table 33-20. Updated existing AC Characteristics in Table 33-20.
	The Operating Current (IDD) DC Characteristics were updated (see Table 33-7).
	The Program Flash Memory Wait States DC Characteristics were added (see Table 33-14).
	Added AC Characteristics OS12, OS16, and OS17 to Table 33-19.
	The EJTAG Timing Requirements were updated (see Table 33-44).

### Revision C (July 2017)

This revision includes the following major changes, which are referenced by their respective chapter in Table A-2.

The Advance Information footer status was removed from the document. In addition, minor updates to text and formatting were incorporated throughout.

TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description			
5.0 "Resets"	The BCFGERR and BCFGFAIL bits were removed from the RCON register (see Register 5-1).			
	The RSWRST register was removed.			
9.0 "Direct Memory Access (DMA) Controller"	A Note was added to the CHSIRQ<7:0> bits in the DCHxECON register (see Register 9-8).			
13.0 "Timer1"	The Timer1 Block Diagram was updated (see Figure 13-1).			
14.0 "Timer2/3, Timer4/5"	The Timer2-Timer5 Block Diagram (16-bit) was updated (see Figure 14-1).			
24.0 "10-bit Analog-to- Digital Converter (ADC)"	The AD1CSSL (ADC Input Scan Select) register was updated (see Register 24-5).			
27.0 "High/Low-Voltage Detect (HLVD)"	The values for the HLVDL<3:0> bits (High/Low-Voltage Detect) register were updated (see Register 27-1).			
30.0 "Special Features"	The VBATBOREN bit was removed from the DEVCFG2 register (see Table 30-1 and Register 30-3).			
33.0 "Electrical Characteristics"	The minimum and maximum specifications for parameter HLV10 in the Low-Voltage Detect Characteristics were updated (see Table 33-6).			
	The Power-down Current (lpd) specifications were updated (see Table 33-9).			
35.0 "Packaging Information"	The 28-lead QFN package information was updated to the QFN-S (MM) package (see 35.2 "Package Details").			
"Product Identification System"	The 28-lead QFN package designator was updated from ML to MM.			

### **Revision D February 2019**

This revision includes the following major changes, which are referenced by their respective chapter in Table A-3.

TABLE A-3: MAJOR SECTION UPDATES				
Section Name	Update Description			
1.0 "Device Overview"	Removal of VBAT feature references.			
2.0 "Guidelines for Getting Started with 32-bit MCUs"	Added 2.10 Considerations when Interfacing to Remotely Powered Circuits.			
5.0 "Resets"	Removal of VBAT feature references.			
19.0 "Serial Peripheral Interface (SPI)"	Updated FRMPOL bit-field description.			
24.0 "10-bit Analog-to- Digital Converter (ADC)"	Removal of VBAT feature references.			
29.0 "Power-Saving Features"	Removal of VBAT feature references.			
33.0 "Electrical	Removal of VBAT Absolute Maximum Ratings.			
Characteristics"	Removal of VBAT Supply Voltage (Table 33-4: "DC Temperature and Voltage Specifications").			
	Updated Input Leakage Current for PA2 (Table 33-10: "DC Characteristics: I/O Pin Input Specifications").			
Product Identification System	Removal of VBAT product groups.			

NOTES:	

### **INDEX**

A	
AC Characteristics	. 308
ADC Specifications	
Analog-to-Digital Conversion Requirements	. 330
EJTAG Timing Requirements	338
Internal FRC Accuracy	
Internal RC Accuracy	
OTG Electrical Specifications	
Parallel Master Port Read Requirements	
Parallel Master Port Write	
Parallel Master Port Write Requirements	
Parallel Slave Port Requirements	
PLL Clock TimingADC Pinout I/O Descriptions	
Analog-to-Digital Converter (ADC)	
Assembler	200
MPASM Assembler	292
	202
В	
Block Diagrams	
ADC Module	
Comparator I/O Operating Modes	
Comparator Voltage Reference	
Connections for On-Chip Voltage Regulator	. 288
Core and Peripheral Modules	
CPU	35
CTMU Configurations	
Time Measurement	
DMA	
I <sup>2</sup> C Circuit	
Input Capture	
Interrupt Controller	
JTAG Programming, Debugging and Trace Ports	
Output Compare ModulePMP Pinout and Connections to External Devices	
Prefetch Module	
Reset System	
RTCC	
SPI Module	
Timer1	. 157
Timer2/3/4/5 (16-Bit)	
Typical Multiplexed Port Structure	
UART	. 199
WDT and Power-up Timer167	, 171
Brown-out Reset (BOR)	
and On-Chip Voltage Regulator	. 288
С	
C Compilers	202
MPLAB C18Charge Time Messurement Unit (CTMU)	
Charge Time Measurement Unit (CTMU)	201
Comparator	207
Specifications	
Comparator Module	
Comparator Voltage Reference (CVref	
Configuration Bit	
Configuration Bit	
CPU	. 174
Architecture Overview	36
Coprocessor 0 Registers	
Core Exception Types	
	20

Power Management	38
CPU Module	
CTMU Pinout I/O Descriptions	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	
_	
D	
DC and AC Characteristics	
Graphs and Tables	339
DC Characteristics	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IIDLE)	
Power-Down Current (IPD)	
Program Flash Memory Wait States	
Program Memory	
Temperature and Voltage Specifications	
Development Support	
Direct Memory Access (DMA) Controller	
Direct Memory Access (DIVIA) Controller	07
E	
Electrical Characteristics	295
AC	
High/Low-Voltage Detect	
Errata	
External Clock	10
Timer1 Timing Requirements	21/
Timer2, 3, 4, 5 Timing Requirements	
Timing Requirements External Interrupts Pinout I/O Descriptions	
External interrupts Fillout I/O Descriptions	10
F	
Flash Program Memory	67
RTSP Operation	
·	
I	
I/O Ports	141
Parallel I/O (PIO)	
Write/Read Timing	142
I2C1 through I2C4 Pinout I/O Descriptions	
IC1 through IC5 Pinout I/O Descriptions	
Input Change Notification	
Instruction Set	
Inter-Integrated Circuit (I <sup>2</sup> C)	
Internal Voltage Reference Specifications	
Internet Address	
Interrupt Controller	
IRG, Vector and Bit Location	
J	
JTAG, Trace, and Programming/Debugging	
Pinout I/O Descriptions	26
М	
Memory Maps	
PIC32MX150/250 Devices	
(32 KB RAM, 128 KB Flash)	40
PIC32MX170/270	
(64 KB RAM, 256 KB Flash)	41
Memory Organization	
Microchip Internet Web Site	
MPLAB ASM30 Assembler, Linker, Librarian	
MPLAB Integrated Development Environment	

MPLAB PM3 Device Programmer	293	CHEW3 (Cache Word 3)	. 114
MPLAB REAL ICE In-Circuit Emulator System		CM1CON (Comparator 1 Control)	
MPLINK Object Linker/MPLIB Object Librarian		CMSTAT (Comparator Status Register)	
•		CNCONx (Change Notice Control for PORTx)	
0		CTMUCON (CTMU Control)	259
OC1 through OC5 Pinout I/O Descriptions		CVRCON (Comparator Voltage Reference Control)	251
Oscillator Configuration		DCHxCON (DMA Channel 'x' Control)	97
Output Compare	177	DCHxCPTR (DMA Channel 'x' Cell Pointer)	. 104
Р		DCHxCSIZ (DMA Channel 'x' Cell-Size)	. 104
	0.40	DCHxDAT (DMA Channel 'x' Pattern Data)	
Packaging		DCHxDPTR (Channel 'x' Destination Pointer)	103
Details		DCHxDSA (DMA Channel 'x' Destination	
Marking		Start Address)	
Parallel Master Port (PMP)		DCHxDSIZ (DMA Channel 'x' Destination Size)	
Parallel Master Port Pinout I/O Descriptions		DCHxECON (DMA Channel 'x' Event Control)	
PIC32 Family USB Interface Diagram		DCHxINT (DMA Channel 'x' Interrupt Control)	
Pinout I/O Descriptions		DCHxSPTR (DMA Channel 'x' Source Pointer)	
Power, Ground, and Voltage Reference Pinout I/O		DCHxSSA (DMA Channel 'x' Source Start Address)	
tions	25	DCHxSSIZ (DMA Channel 'x' Source Size)	
Power-on Reset (POR) and On-Chip Voltage Regulator	200	DCRCCON (DMA CRC Control)	
Power-Saving Features		DCRCDATA (DMA CRC Data)	
CPU Halted Methods		DCRCXOR (DMA CRCXOR Enable)	
Operation		DEVCFG0 (Device Configuration Word 0)	
with CPU Running		DEVCFG1 (Device Configuration Word 1)	
Prefetch Cache		DEVCFG2 (Device Configuration Word 2)	
Trefetori Gaorie	107	DEVCFG3 (Device Configuration Word 3)	
R		DEVID (Device and Revision ID)	
Real-Time Clock and Calendar (RTCC)	221	DMAADDR (DMA Address)	
Register Map		DMACON (DMA Controller Control)	
Flash Controller	168	DMASTAT (DMA Status) I2CxCON (I <sup>2</sup> C Control)	
High/Low-Voltage Detect		I2CxSTAT (I <sup>2</sup> C Status)	
Oscillator Configuration		ICxCON (Input Capture 'x' Control)	
Prefetch	108	IECx (Interrupt Enable Control)	
UART1 and UART2	200	IFSx (Interrupt Flag Status)	
Registers		INTCON (Interrupt Control)	
[pin name]R (Peripheral Pin Select Input)	155	INTSTAT (Interrupt Status)	
AD1CHS (ADC Input Select)	241	IPCx (Interrupt Priority Control)	
AD1CON1 (ADC Control 1)	237	IPTMR (Interrupt Proximity Timer)	
AD1CON2 (ADC Control 2)	239	NVMADDR (Flash Address)	
AD1CON3 (ADC Control 3)		NVMCON (Programming Control)	
AD1CSSL (ADC Input Scan Select)		NVMDATA (Flash Program Data)	
ALRMDATE (Alarm Date Value)		NVMKEY (Programming Unlock)	
ALRMTIME (Alarm Time Value)		NVMSRCADDR (Source Data Address)	71
BMXBOOTSZ (Boot Flash (IFM) Size		OCxCON (Output Compare 'x' Control)	
BMXCON (Bus Matrix Configuration)	44	OSCCON (Oscillator Control)	
BMXDKPBA (Data RAM Kernel Program		OSCTUN (FRC Tuning)	
Base Address)		PB1DIV (Peripheral Bus Clock Divisor Control)	84
BMXDRMSZ (Data RAM Size Register)		PFABT (Prefetch Cache Abort Statistics)	. 116
BMXDUDBA (Data RAM User Data Base Addr	ess) 46	PMADDR (Parallel Port Address)	215
BMXDUPBA (Data RAM User Program	4-7	PMAEN (Parallel Port Pin Enable)	216
Base Address)		PMCON (Parallel Port Control)	. 211
BMXPFMSZ (Program Flash (PFM) Size)		PMDIN (Parallel Port Input Data)	
BMXPUPBA (Program Flash (PFM) User Prog		PMMODE (Parallel Port Mode)	
Base Address)		PMRADDR (Parallel Port Read Address)	
CFGCON (Configuration Control)		PMSTAT (Parallel Port Status (Slave Modes Only)	
CHEACC (Cache Access) CHECON (Cache Control)		PMWADDR (Parallel Port Write Address)	
CHEHIT (Cache Hit Statistics)		REFO1CON (Reference Oscillator Control)	
CHELRU (Cache LRU)		REFO1TRIM (Reference Oscillator Trim)	
CHEMIS (Cache Miss Statistics)		RPnR (Peripheral Pin Select Output)	
CHEMSK (Cache TAG Mask)		RSWRST (Software Reset)	
CHETAG (Cache TAG)		RTCCON (RTCC Control)	
CHEW0 (Cache Word 0)		RTCDATE (RTC Date Value)	
CHEW1 (Cache Word 1)		RTCTIME (RTC Time Value)	
CHEW2 (Cache Word 2)		SPIxCON (SPI Control)	ığ

SPIxCON2 (SPI Control 2)186
SPIxSTAT (SPI Status)
SPLLCON (System PLL Control)79, 81
T1CON (Type A Timer Control)
TxCON (Type B Timer Control)
U1ADDR (USB Address)
U1BDTP2 (USB BDT Page 2)
U1BDTP3 (USB BDT Page 3)
U1CNFG1 (USB Configuration 1)
U1CON (USB Control)
U1EIE (USB Error Interrupt Enable)
U1EIR (USB Error Interrupt Status)129
U1EP0-U1EP15 (USB Endpoint Control)140
U1FRMH (USB Frame Number High)136
U1FRML (USB Frame Number Low)
U1IE (USB Interrupt Enable)
U1IR (USB Interrupt)
U10TGCON (USB OTG Control)
U1OTGIE (USB OTG Interrupt Enable)123 U1OTGIR (USB OTG Interrupt Status)122
U10TGSTAT (USB OTG Status)124
U1PWRC (USB Power Control)126
U1SOF (USB SOF Threshold)
U1STAT (USB Status)
U1TOK (USB Token)
UPLLCON (USB PLL Control)81
WDTCON (Watchdog Timer Control)169, 270
Resets
Revision History
RTCALRM (RTC ALARM Control)
S
Serial Peripheral Interface (SPI)
Software Simulator (MPLAB SIM)
Special Features
SPI1 and SPI2 Pinout I/O Descriptions20
т
Timer1 Module
Timer2/3, Timer4/5 Modules
Timing Diagrams
10-Bit Analog-to-Digital Conversion
(ASAM = 0, SSRC<2:0> = 000)331
10-Bit Analog-to-Digital Conversion
(ASAM = 1,
CCDC < 2.0 > - 111 CAMC < 1.0 > - 00001) 222

	LOTAG	. 000
	External Clock	. 308
	I/O Characteristics	. 311
	I2Cx Bus Data (Master Mode)	. 322
	I2Cx Bus Data (Slave Mode)	
	I2Cx Bus Start/Stop Bits (Master Mode)	
	I2Cx Bus Start/Stop Bits (Slave Mode)	
	Input Capture (CAPx)	
	OCx/PWM	
	Output Compare (OCx)	
	Parallel Master Port Read	
	Parallel Master Port Write	
	Parallel Slave Port	
	SPIx Master Mode (CKE = 0)	
	SPIx Master Mode (CKE = 1)	
	SPIx Slave Mode (CKE = 0)	
	SPIx Slave Mode (CKE = 1)	
	Timer1 - Timer5 External Clock	
	UART Reception	
	UART Transmission (8-bit or 9-bit Data)	
	Timing Requirements	
	CLKO and I/O	. 311
	Timing Specifications	
	I2Cx Bus Data Requirements (Master Mode)	. 323
	I2Cx Bus Data Requirements (Slave Mode)	
	Input Capture Requirements	
	Output Compare Requirements	
	Simple OCx/PWM Mode Requirements	
	SPIx Master Mode (CKE = 0) Requirements	
	SPIx Master Mode (CKE = 1) Requirements	
	SPIx Slave Mode (CKE = 1) Requirements	
	SPIx Slave Mode Requirements (CKE = 0)	
	. , ,	
	U	
	UART	. 199
	UART1 and UART2 Pinout I/O Descriptions	
	USB On-The-Go (OTG)	
	USB Pinout I/O Descriptions	
	V	
	VCAP pin	
	Voltage Regulator (On-Chip)	. 288
,	NA/	
	W	
	Watchdog Timer and Power-up Timer SFR Summary	
	WWW Address	
	M/M/M On Line Support	10

NOTES:			

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:


- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, for example, on pricing or delivery, refer to the factory or the listed sales office.



### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-4134-2



### **Worldwide Sales and Service**

### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca. IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078 ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

**China - Chengdu** Tel: 86-28-8665-5511

China - Chongqing

Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing

Tel: 86-25-8473-2460 China - Qingdao

Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

**China - Xian** Tel: 86-29-8833-7252

**China - Xiamen** Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040 ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune

Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore

Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 **EUROPE** 

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo

Tel: 358-9-4520-820 France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Germany - Rosenheim** Tel: 49-8031-354-560

**Israel - Ra'anana** Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-742611

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388 Poland - Warsaw

Tel: 48-22-3325737 **Romania - Bucharest** Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40 **Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820