SDLS151 – DECEMBER 1972 – REVISED MARCH 1988

- · Can Be Used as a 4-Bit Digital Comparator
- Input Clamping Diodes Simplify System Design
- Fully Compatible with Most TTL Circuits

#### **FUNCTION TABLE**

INP	UTS	OUTPUT
Α	В	Y
L	L	н
L	н	L
н	L.	L
Н	Н	Н

H = high level, L = low level


#### description

The 'LS266 is comprised of four independent 2-input exclusive-NOR gates with open-collector outputs. The open-collector outputs permit tying outputs together for multiple-bit comparisons.

#### logic symbol (each gate)




#### logic symbol†




positive logic:  $Y = \overline{A \oplus B} = AB + \overline{AB}$ 

Pin numbers shown are for D, J, N, and W packages.

#### SN54LS266 . . . J OR W PACKAGE SN74LS266 . . . D OR N PACKAGE (TOP VIEW)





# SN54LS266 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

#### schematic of inputs and outputs





 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

### SN54LS266, SN74LS266 QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

SDLS151 – DECEMBER 1972 – REVISED MARCH 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)											7	٧
Input voltage											7	٧
Operating free-air temperature range:	SN54LS266		 ٠.								-55°C to 125°	°C
	SN74LS266										. 0°C to 70	°C
Storage temperature range											-65°C to 150	°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

	SI	SN54LS266				SN74LS266			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT		
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	٧		
High-level output voltage, VOH			5.5			5.5	٧		
Low-level output current, IOL			4			8	mA		
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°C		

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		7507.004	SI	N54LS2	66	S	UNIT			
		TEST CON	MIN	MIN TYP# MA		MIN TYP		MAX	UNIT	
VIH	High-level input voltage			2			2			٧
VIL	Low-level input voltage					0.7			8.0	V
VIK	Input clamp voltage	VCC = MIN,	I <sub>I</sub> = -18 mA			1.5			-1.5	٧
ЮН	High-level output current	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V			100			100	μА
VOL	Low-level output voltage	V <sub>CC</sub> ≈ MIN, V <sub>IH</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage	VIL = VIL max	IOL = 8 mA					0.35	0.5	
l <sub>j</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V1 = 7 V			0.2			0.2	mA
ЧН	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			40			40	μА
IIL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-0.8			-0.8	mA
1cc	Supply current	V <sub>CC</sub> = MAX,	See Note 2		8	13		8	13	mA

<sup>&</sup>lt;sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.  $^{\ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25 ^{\circ} \text{ C}$ .

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER§	FROM (INPUT)	TEST COM	NDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	A or B	Other input low	CL = 15 pF,		18	30	ns
<sup>t</sup> PHL	7 01 5	Other input low	$R_L = 2 k\Omega$ ,		18	30	
<sup>t</sup> PLH	A or B	Other input high	See Note 3		18	30	ns
tPHL	7, 0, 0	Other input night	00011010		18	30	""

<sup>§</sup>tpLH = propagation delay time, low-to-high-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

NOTE 2: 1<sub>CC</sub> is measured with one input of each gate at 4.5 V, the other inputs grounded, and the outputs open.

tpHL = propagation delay time, high-to-low-level output





#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN54LS266J	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
SN74LS266D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS266DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS266DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS266DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS266N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS266N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS266NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS266NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS266NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54LS266FK	OBSOLETE			20		TBD	Call TI	Call TI
SNJ54LS266J	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS266W	ACTIVE	CFP	W	14	1	TBD	Call TI	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F14)

### CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB

# N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

# D (R-PDSO-G14)

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.

#### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

### 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.