

# SN54LS11, SN54S11, SN74LS11, SN74S11 TRIPLE 3-INPUT POSITIVE-AND GATES

SDLS131 – APRIL 1985 – REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

## description


These devices contain three independent 3-input AND gates.

The SN54LS11 and SN54S11 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LS11 and SN74S11 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE (each gate)

| INPUTS |   |   | OUTPUT |
|--------|---|---|--------|
| A      | B | C | Y      |
| H      | H | H | H      |
| L      | X | X | L      |
| X      | L | X | L      |
| X      | X | L | L      |

## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


## SN54LS11, SN74S11 . . . J OR W PACKAGE SN74LS11, SN74S11 . . . D OR N PACKAGE

(TOP VIEW)




## SN54LS11, SN54S11 . . . FK PACKAGE

(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)





$$Y = A \cdot B \cdot C \text{ or}$$

$$Y = \overline{\overline{A} + \overline{B} + \overline{C}}$$

# SN54LS11, SN54S11, SN74LS11, SN74S11 TRIPLE 3-INPUT POSITIVE-AND GATES

SDLS131 – APRIL 1985 – REVISED MARCH 1988

## schematics (each gate)



Resistor values shown are nominal.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|   |                |
|---|----------------|
| Supply voltage, $V_{CC}$ (see Note 1) .....       | 7 V            |
| Input voltage: 'S11 .....                         | 5.5 V          |
| 'LS11 .....                                       | 7 V            |
| Operating free-air temperature range: SN54' ..... | -55°C to 125°C |
| SN74' .....                                       | 0°C to 70°C    |
| Storage temperature range .....                   | -65°C to 150°C |

NOTE 1: Voltage values are with respect to network ground terminal.

**recommended operating conditions**

|                                      | SN54LS11 |     |     | SN74LS11 |     |      | UNIT |
|--------------------------------------|----------|-----|-----|----------|-----|------|------|
|                                      | MIN      | NOM | MAX | MIN      | NOM | MAX  |      |
| $V_{CC}$ Supply voltage              | 4.5      | 5   | 5.5 | 4.75     | 5   | 5.25 | V    |
| $V_{IH}$ High-level input voltage    | 2        |     |     | 2        |     |      | V    |
| $V_{IL}$ Low-level input voltage     | 0.7      |     |     | 0.8      |     |      | V    |
| $I_{OH}$ High-level output current   | - 0.4    |     |     | - 0.4    |     |      | mA   |
| $I_{OL}$ Low-level output current    | 4        |     |     | 8        |     |      | mA   |
| $T_A$ Operating free-air temperature | - 55     |     | 125 | 0        |     | 70   | °C   |

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER  | TEST CONDITIONS †  | SN54LS11 |       | SN74LS11 |       | UNIT |
|------------|--|----------|-------|----------|-------|------|
|            |  | MIN      | TYP ‡ | MAX      | MIN   |      |
| $V_{IK}$   | $V_{CC} = \text{MIN}, I_I = - 18 \text{ mA}$                           | - 1.5    |       | - 1.5    |       | V    |
| $V_{OH}$   | $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, I_{OH} = - 0.4 \text{ mA}$ | 2.5      | 3.4   | 2.7      | 3.4   | V    |
| $V_{OL}$   | $V_{CC} = \text{MIN}, V_{IL} = \text{MAX}, I_{OL} = 4 \text{ mA}$      | 0.25     | 0.4   | 0.25     | 0.4   | V    |
|            | $V_{CC} = \text{MIN}, V_{IL} = \text{MAX}, I_{OL} = 8 \text{ mA}$      |          |       | 0.35     | 0.5   |      |
| $I_I$      | $V_{CC} = \text{MAX}, V_I = 7 \text{ V}$                               | 0.1      |       | 0.1      |       | mA   |
| $I_{IH}$   | $V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$                             | 20       |       | 20       |       | μA   |
| $I_{IL}$   | $V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$                             | - 0.4    |       | - 0.4    |       | mA   |
| $I_{OS} §$ | $V_{CC} = \text{MAX}$  | - 20     | - 100 | - 20     | - 100 | mA   |
| $I_{CCH}$  | $V_{CC} = \text{MAX}, V_I = 4.5 \text{ V}$                             | 1.8      | 3.6   | 1.8      | 3.6   | mA   |
| $I_{CCL}$  | $V_{CC} = \text{MAX}, V_I = 0 \text{ V}$                               | 3.3      | 6.6   | 3.3      | 6.6   | mA   |

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

**switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$  (see note 2)**

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS            |                       | MIN | TYP | MAX | UNIT |
|-----------|--------------|-------------|----------------------------|-----------------------|-----|-----|-----|------|
| $t_{PLH}$ | A, B or C    | Y           | $R_L = 2 \text{ k}\Omega,$ | $C_L = 15 \text{ pF}$ |     | 8   | 15  | ns   |
| $t_{PHL}$ |              |             |                            |                       |     | 10  | 20  |      |

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

**SN54LS11, SN54S11,  
SN74LS11, SN74S11  
TRIPLE 3-INPUT POSITIVE-AND GATES**

SDLS131 – APRIL 1985 – REVISED MARCH 1988

**recommended operating conditions**

|                                      | SN54S11 |     |     | SN74S11 |     |      | UNIT |
|--------------------------------------|---------|-----|-----|---------|-----|------|------|
|                                      | MIN     | NOM | MAX | MIN     | NOM | MAX  |      |
| $V_{CC}$ Supply voltage              | 4.5     | 5   | 5.5 | 4.75    | 5   | 5.25 | V    |
| $V_{IH}$ High-level input voltage    | 2       |     |     | 2       |     |      | V    |
| $V_{IL}$ Low-level input voltage     |         |     | 0.8 |         |     | 0.8  | V    |
| $I_{OH}$ High-level output current   |         |     | -1  |         |     | -1   | mA   |
| $I_{OL}$ Low-level output current    |         |     | 20  |         |     | 20   | mA   |
| $T_A$ Operating free-air temperature | -55     |     | 125 | 0       |     | 70   | °C   |

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER  | TEST CONDITIONS †   | SN54S11 |       |      | SN74S11 |       |      | UNIT |
|------------|---|---------|-------|------|---------|-------|------|------|
|            |   | MIN     | TYP ‡ | MAX  | MIN     | TYP ‡ | MAX  |      |
| $V_{IK}$   | $V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$                           |         |       | -1.2 |         |       | -1.2 | V    |
| $V_{OH}$   | $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, I_{OH} = -1 \text{ mA}$   | 2.5     | 3.4   |      | 2.7     | 3.4   |      | V    |
| $V_{OL}$   | $V_{CC} = \text{MIN}, V_{IL} = 0.8 \text{ V}, I_{OL} = 20 \text{ mA}$ |         |       | 0.5  |         |       | 0.5  | V    |
| $I_I$      | $V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$                            |         |       | 1    |         |       | 1    | mA   |
| $I_{IH}$   | $V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$                            |         |       | 50   |         |       | 50   | µA   |
| $I_{IL}$   | $V_{CC} = \text{MAX}, V_I = 0.5 \text{ V}$                            |         |       | -2   |         |       | -2   | mA   |
| $I_{OS} §$ | $V_{CC} = \text{MAX}$   | -40     |       | -100 | -40     |       | -100 | mA   |
| $I_{CCH}$  | $V_{CC} = \text{MAX}, V_I = 4.5 \text{ V}$                            |         | 13.5  | 24   |         | 13.5  | 24   | mA   |
| $I_{CCL}$  | $V_{CC} = \text{MAX}, V_I = 0 \text{ V}$                              |         | 24    | 42   |         | 24    | 42   | mA   |

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.


**switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$  (see note 2)**

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS                         | MIN | TYP | MAX | UNIT |
|-----------|--------------|-------------|---|-----|-----|-----|------|
| $t_{PLH}$ | A, B or C    | Y           | $R_L = 280 \Omega, C_L = 15 \text{ pF}$ |     | 4.5 | 7   | ns   |
| $t_{PHL}$ |              |             |   |     | 5   | 7.5 | ns   |
| $t_{PLH}$ |              |             | $R_L = 280 \Omega, C_L = 50 \text{ pF}$ |     | 6   |     | ns   |
| $t_{PHL}$ |              |             |   |     | 7.5 |     | ns   |


NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

| Device     | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74LS11DR | SOIC         | D               | 14   | 2500 | 330.0              | 16.4               | 6.5     | 9.0     | 2.1     | 8.0     | 16.0   | Q1            |


J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



| DIM \ PINS ** | 14                     | 16                     | 18                     | 20                     |
|---------------|------------------------|------------------------|------------------------|------------------------|
| A             | 0.300<br>(7,62)<br>BSC | 0.300<br>(7,62)<br>BSC | 0.300<br>(7,62)<br>BSC | 0.300<br>(7,62)<br>BSC |
| B MAX         | 0.785<br>(19,94)       | .840<br>(21,34)        | 0.960<br>(24,38)       | 1.060<br>(26,92)       |
| B MIN         | —                      | —                      | —                      | —                      |
| C MAX         | 0.300<br>(7,62)        | 0.300<br>(7,62)        | 0.310<br>(7,87)        | 0.300<br>(7,62)        |
| C MIN         | 0.245<br>(6,22)        | 0.245<br>(6,22)        | 0.220<br>(5,59)        | 0.245<br>(6,22)        |




4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package is hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14






N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - $\triangle C$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - $\triangle D$  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.