

STD45P4LLF6AG

Automotive-grade P-channel -40 V, 12 mΩ typ., -50 A STripFET™ F6 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD
STD45P4LLF6AG	-40 V	15 mΩ	-50 A

- Designed for automotive applications and AEC-Q101 qualified
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

• Switching applications

Description

This device is a P-channel Power MOSFET developed using the STripFETTM F6 technology, with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{DS(on)}$ in all packages.

Table 1: Device summary

Order code	Marking	Package	Packing
STD45P4LLF6AG	45P4LLF6	DPAK	Tape and reel

July 2015 DocID027807 Rev 2 1/16

Contents STD45P4LLF6AG

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) type A2 package information	10
	4.2	DPAK (TO-252) packing information	13
5	Revisio	n history	15



Downloaded from Arrow.com.

STD45P4LLF6AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	-40	V	
V_{GS}	Gate-source voltage	±18 V	V	
1-	Drain current (continuous) at T _{case} = 25 °C	-50	۸	
l _D	Drain current (continuous) at T _{case} = 100 °C	-31	Α	
I _{DM} ⁽¹⁾	Drain current (pulsed)	-200	Α	
Ртот	Total dissipation at T _{case} = 25 °C	58	W	
E _{AS} ⁽²⁾	Single pulse avalanche energy	160	mJ	
T _{stg}	Storage temperature			
T _j ⁽³⁾	Operating junction temperature –55 to 150			

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.14	
R _{thj-amb}	Thermal resistance junction-ambient	50 °C/	

 $^{^{\}left(1\right) }$ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ starting T_j = 25 °C, R_G = 47 $\Omega,$ $I_{D(min)}$ = -25 A.

 $^{^{(3)}}$ HTRB performed at T_j = 175 °C, V_{DS} = 100% $V_{(BR)DSS}.$

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-40			V
	Zaro goto voltago drain	$V_{GS} = 0 \text{ V}, V_{DS} = -40 \text{ V}$			-1	
IDSS	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = -40 V, T _{case} = 125 °C			-10	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = -18 \text{ V}$			-100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-1		-2.5	V
D-ac	Static drain-source on-	V _{GS} = -10 V, I _D = -25 A		12	15	mΩ
R _{DS(on)}	resistance	V _{GS} = -4.5 V, I _D = -25 A		17	20	11177

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	3525	ı	
Coss	Output capacitance	$V_{DS} = -25 \text{ V}, f = 1 \text{ MHz},$	-	345	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	240	-	Pi
Q_g	Total gate charge	V _{DD} = -20 V, I _D = -50 A,	-	65.5	ı	
Qgs	Gate-source charge	$V_{GS} = -10 \text{ V}$ (see <i>Figure 14</i> :	-	11.5	ı	nC
Q_{gd}	Gate-drain charge	"Gate charge test circuit")	-	13	ı	

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = -20 V, I _D = -25 A	ı	12	ı	
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = -10 V$ (see	-	35.5	-	
t _{d(off)}	Turn-off delay time	Figure 13: "Switching times test	-	63.5	-	ns
t _f	Fall time	circuit for resistive load")	ı	31	1	

Table 7: Source-drain diode


Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		ı		-50	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		-200	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = -50 A	-		-1.3	V
t _{rr}	Reverse recovery time	I _{SD} = -50 A, di/dt = -100 A/µs,	ı	27.5		ns
Qrr	Reverse recovery charge	V _{DD} = -32 V (see Figure 15: "Test circuit for inductive load	-	24.5		nC
I _{RRM}	Reverse recovery current	switching and diode recovery times")	-	-1.8		Α


Notes:


 $^{^{\}left(1\right) }$ Pulse width is limited by safe operating area.


 $^{^{(2)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.


2.1 Electrical characteristics (curves)











6/16 DocID027807 Rev 2

STD45P4LLF6AG Electrical characteristics




Figure 9: Normalized gate threshold voltage vs temperature

V_{GS(th)}
(norm.)

1.10


0.90


0.80


0.70

0.60

-75
-25
25
75
125
T_j (°C)









For the P-channel Power MOSFET, current and voltage polarities are reversed.



DocID027807 Rev 2

7/16


Test circuits STD45P4LLF6AG

3 Test circuits

Figure 13: Switching times test circuit for resistive load

Figure 14: Gate charge test circuit

Figure 14: Gate charge test circuit



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



DocID027807 Rev 2 9/16

4.1 DPAK (TO-252) type A2 package information

Figure 16: DPAK (TO-252) type A2 package outline




577

Table 8: DPAK (TO-252) type A2 mechanical data

	Table 0. DI AIT (10-232	type / L moonamour ac	<u> </u>
Dim.		mm	
Diiii.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°


Figure 17: DPAK (TO-252) recommended footprint (dimensions are in mm)



STD45P4LLF6AG Package information

4.2 DPAK (TO-252) packing information

Figure 18: DPAK (TO-252) tape outline





A 40mm min. access hole at slot location

Tape slot in core for tape start 2.5mm min.width

AM06038v1

Figure 19: DPAK (TO-252) reel outline

Table 9: DPAK (TO-252) tape and reel mechanical data

	Tape	· , , .		Reel	
Dim.	m	ım	Dim.	n	nm
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	Α		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base	qty.	2500
P1	7.9	8.1	Bulk	qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

STD45P4LLF6AG Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
28-Apr-2015	1	First release.
22-Jul-2015	2	Modified: V _{GS} values in absoute maximum ratings table and static table. Updated: DPAK (TO-252) type A2 package information section updated. Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

