


## SLLIMM™-nano (small low-loss intelligent molded module) IPM, 3 A - 600 V 3-phase IGBT inverter bridge

Datasheet - preliminary data



### Features

- IPM 3 A, 600 V, 3-phase IGBT inverter bridge including control ICs for gate driving and freewheeling diodes
- Optimized for low electromagnetic interference
- $V_{CE(sat)}$  negative temperature coefficient
- 3.3 V, 5 V, 15 V CMOS/TTL inputs comparators with hysteresis and pull down/pull up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Smart shutdown function
- Comparator for fault protection against overtemperature and overcurrent
- Op amp for advanced current sensing
- Optimized pin out for easy board layout
- NTC for temperature control (UL 1434 CA 2 and 4)
- Moisture sensitive level (MSL) 3

### Applications

- 3-phase inverters for motor drives
- Roller shutters, dish washers, refrigerator compressors, heating systems, air-conditioning fans, draining and recirculation pumps

### Description

This intelligent power module implements a compact, high performance AC motor drive in a simple, rugged design. It is composed of six IGBTs with freewheeling diodes and three half-bridge HVICs for gate driving, providing low electromagnetic interference (EMI) characteristics with optimized switching speed. The new SMD package is optimized for thermal performance and compactness in built-in motor applications, or other low power applications where assembly space is limited. This IPM includes an operational amplifier, completely uncommitted, and a comparator that can be used to design a fast and efficient protection circuit. SLLIMM™ is a trademark of STMicroelectronics.

Table 1. Device summary

| Order code     | Marking      | Package   | Packaging     |
|----------------|--------------|-----------|---------------|
| STGIPNS3H60T-H | GIPNS3H60T-H | NSDIP-26L | Tape and reel |

# Contents

|          |   |           |
|----------|---|-----------|
| <b>1</b> | <b>Internal schematic diagram and pin configuration</b> | <b>3</b>  |
| <b>2</b> | <b>Electrical ratings</b>                               | <b>6</b>  |
| 2.1      | Absolute maximum ratings                                | 6         |
| 2.2      | Thermal data  | 7         |
| <b>3</b> | <b>Electrical characteristics</b>                       | <b>8</b>  |
| 3.1      | Inverter part   | 8         |
| 3.2      | Control part  | 10        |
| 3.2.1    | NTC thermistor  | 13        |
| 3.3      | Waveform definitions                                    | 15        |
| <b>4</b> | <b>Smart shutdown function</b>                          | <b>16</b> |
| <b>5</b> | <b>Application circuit example</b>                      | <b>18</b> |
| <b>6</b> | <b>Guidelines</b>                                       | <b>19</b> |
| <b>7</b> | <b>Package information</b>                              | <b>20</b> |
| <b>8</b> | <b>Revision history</b>                                 | <b>23</b> |

## 1 Internal schematic diagram and pin configuration

**Figure 1. Internal schematic diagram**





Table 2. Pin description

| Pin | Symbol                        | Description   |
|-----|-------------------------------|---|
| 1   | GND                           | Ground  |
| 2   | T/ $\overline{\text{SD}}$ /OD | NTC thermistor terminal / shut down logic input (active low) / open drain (comparator output) |
| 3   | V <sub>CC</sub> W             | Low voltage power supply W phase  |
| 4   | HIN W                         | High side logic input for W phase   |
| 5   | LIN W                         | Low side logic input for W phase  |
| 6   | OP+                           | Op amp non inverting input  |
| 7   | OP <sub>OUT</sub>             | Op amp output   |
| 8   | OP-                           | Op amp inverting input  |
| 9   | V <sub>CC</sub> V             | Low voltage power supply V phase  |
| 10  | HIN V                         | High side logic input for V phase   |
| 11  | LIN V                         | Low side logic input for V phase  |
| 12  | CIN                           | Comparator input  |
| 13  | V <sub>CC</sub> U             | Low voltage power supply for U phase  |
| 14  | HIN U                         | High side logic input for U phase   |
| 15  | T/ $\overline{\text{SD}}$ /OD | NTC thermistor terminal / shut down logic input (active low) / open drain (comparator output) |
| 16  | LIN U                         | Low side logic input for U phase  |
| 17  | V <sub>BOOT</sub> U           | Bootstrap voltage for U phase   |
| 18  | P                             | Positive DC input   |
| 19  | U, OUT <sub>U</sub>           | U phase output  |
| 20  | N <sub>U</sub>                | Negative DC input for U phase   |
| 21  | V <sub>BOOT</sub> V           | Bootstrap voltage for V phase   |
| 22  | V, OUT <sub>V</sub>           | V phase output  |
| 23  | N <sub>V</sub>                | Negative DC input for V phase   |
| 24  | V <sub>BOOT</sub> W           | Bootstrap voltage for W phase   |
| 25  | W, OUT <sub>W</sub>           | W phase output  |
| 26  | N <sub>W</sub>                | Negative DC input for W phase   |

Figure 2. Pin layout (top view)



(\*) Dummy pin internally connected to P (positive DC input).

## 2 Electrical ratings

### 2.1 Absolute maximum ratings

( $T_j = 25^\circ\text{C}$  unless otherwise noted)

**Table 3. Inverter part**

| Symbol             | Parameter  | Value | Unit |
|--------------------|--|-------|------|
| $V_{CES}$          | Each IGBT collector emitter voltage ( $V_{IN}^{(1)} = 0$ )         | 600   | V    |
| $\pm I_C^{(2)}$    | Each IGBT continuous collector current at $T_C = 25^\circ\text{C}$ | 3     | A    |
| $\pm I_{CP}^{(3)}$ | Each IGBT pulsed collector current                                 | TBD   | A    |
| $P_{TOT}$          | Each IGBT total dissipation at $T_C = 25^\circ\text{C}$            | TBD   | W    |

1. Applied between  $HIN_i$ ,  $LIN_i$  and GND for  $i = U, V, W$

2. Calculated according to the iterative formula:

$$I_C(T_C) = \frac{T_{j(max)} - T_C}{R_{thj-c} \times V_{CE(sat)(max)}(T_{j(max)}, I_C(T_C))}$$

3. Pulse width limited by max junction temperature

**Table 4. Control part**

| Symbol                   | Parameter  | Min.            | Max.             | Unit |
|--------------------------|--|-----------------|------------------|------|
| $V_{OUT}$                | Output voltage applied between $OUT_U$ , $OUT_V$ , $OUT_W$ - GND | $V_{boot} - 21$ | $V_{boot} + 0.3$ | V    |
| $V_{CC}$                 | Low voltage power supply   | - 0.3           | 21               | V    |
| $V_{CIN}$                | Comparator input voltage   | - 0.3           | $V_{CC} + 0.3$   | V    |
| $V_{op+}$                | OPAMP non-inverting input  | - 0.3           | $V_{CC} + 0.3$   | V    |
| $V_{op-}$                | OPAMP inverting input  | - 0.3           | $V_{CC} + 0.3$   | V    |
| $V_{boot}$               | Bootstrap voltage  | - 0.3           | 620              | V    |
| $V_{IN}$                 | Logic input voltage applied between $HIN$ , $LIN$ and GND        | - 0.3           | 15               | V    |
| $V_{T/\overline{SD}/OD}$ | Open drain voltage   | - 0.3           | 15               | V    |
| $\Delta V_{OUT/dT}$      | Allowed output slew rate   |                 | 50               | V/ns |

**Table 5. Total system**

| Symbol    | Parameter   | Value      | Unit             |
|-----------|---|------------|------------------|
| $V_{ISO}$ | Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, $t = 60$ sec.) | TBD        | V                |
| $T_j$     | Power chips operating junction temperature  | -40 to 150 | $^\circ\text{C}$ |
| $T_C$     | Module case operation temperature   | -40 to 125 | $^\circ\text{C}$ |

## 2.2 Thermal data

**Table 6. Thermal data**

| Symbol     | Parameter                           | Value | Unit |
|------------|-------------------------------------|-------|------|
| $R_{thJA}$ | Thermal resistance junction-ambient | TBD   | °C/W |

### 3 Electrical characteristics

$T_J = 25\text{ °C}$  unless otherwise specified.

#### 3.1 Inverter part

**Table 7. Static**

| Symbol        | Parameter   | Test conditions   | Min. | Typ. | Max. | Unit          |
|---------------|---|---|------|------|------|---------------|
| $I_{CES}$     | Collector-cut off current ( $V_{IN}^{(1)} = 0$ "logic state") | $V_{CE} = 550\text{ V}$ , $V_{CC} = 15\text{ V}$ ;<br>$V_{BS} = 15\text{ V}$  | -    |      | 250  | $\mu\text{A}$ |
| $V_{CE(sat)}$ | Collector-emitter saturation voltage                          | $V_{CC} = V_{boot} = 15\text{ V}$ , $V_{IN}^{(1)} = 0 - 5\text{ V}$ ,<br>$I_C = 1\text{ A}$                         | -    | 2.15 | 2.6  | V             |
|               |   | $V_{CC} = V_{boot} = 15\text{ V}$ , $V_{IN}^{(1)} = 0 - 5\text{ V}$ ,<br>$I_C = 1\text{ A}$ , $T_J = 125\text{ °C}$ | -    | 1.65 |      |               |
| $V_F$         | Diode forward voltage   | $V_{IN}^{(1)} = 0$ "logic state", $I_C = 1\text{ A}$  | -    |      | 1.7  | V             |

1. Applied between  $HIN_i$ ,  $LIN_i$  and GND for  $i = U, V, W$ .

**Table 8. Inductive load switching time and energy**


| Symbol             | Parameter                 | Test conditions  | Min. | Typ. | Max. | Unit          |
|--------------------|---------------------------|--|------|------|------|---------------|
| $t_{on}^{(1)}$     | Turn-on time              | $V_{DD} = 300\text{ V}$ ,<br>$V_{CC} = V_{boot} = 15\text{ V}$ ,<br>$V_{IN}^{(2)} = 0 - 5\text{ V}$ ,<br>$I_C = 1\text{ A}$<br>(see <a href="#">Figure 4</a> ) | -    | 275  |      | ns            |
| $t_{c(on)}^{(1)}$  | Crossover time (on)       |  | -    | 90   |      |               |
| $t_{off}^{(1)}$    | Turn-off time             |  | -    | 890  |      |               |
| $t_{c(off)}^{(1)}$ | Crossover time (off)      |  | -    | 125  |      |               |
| $t_{rr}$           | Reverse recovery time     |  | -    | 50   |      |               |
| $E_{on}$           | Turn-on switching energy  |  | -    | 18   |      | $\mu\text{J}$ |
| $E_{off}$          | Turn-off switching energy |  | -    | 13   |      |               |

1.  $t_{on}$  and  $t_{off}$  include the propagation delay time of the internal drive.  $t_{C(ON)}$  and  $t_{C(OFF)}$  are the switching time of IGBT itself under the internally given gate driving condition.


2. Applied between  $HIN_i$ ,  $LIN_i$  and GND for  $i = U, V, W$ .



### Figure 3. Switching time test circuit



### Figure 4. Switching time definition



**Note:** Figure 4 “Switching time definition” refers to HIN, LIN inputs (active high).

## 3.2 Control part

( $V_{CC} = 15\text{ V}$  unless otherwise specified)

**Table 9. Low voltage power supply**

| Symbol          | Parameter                                   | Test conditions  | Min. | Typ. | Max. | Unit          |
|-----------------|---|--|------|------|------|---------------|
| $V_{CC\_hys}$   | $V_{CC}$ UV hysteresis                      |  | 1.2  | 1.5  | 1.8  | V             |
| $V_{CC\_thON}$  | $V_{CC}$ UV turn ON threshold               |  | 11.5 | 12   | 12.5 | V             |
| $V_{CC\_thOFF}$ | $V_{CC}$ UV turn OFF threshold              |  | 10   | 10.5 | 11   | V             |
| $I_{qccu}$      | Undervoltage quiescent supply current       | $V_{CC} = 10\text{ V}$<br>$T/\overline{SD}/OD = 5\text{ V}$ ; $LIN = 0$ ;<br>$H_{IN} = 0$ , $C_{IN} = 0$ |      |      | 150  | $\mu\text{A}$ |
| $I_{qcc}$       | Quiescent current                           | $V_{CC} = 15\text{ V}$<br>$T/\overline{SD}/OD = 5\text{ V}$ ; $LIN = 0$ ;<br>$H_{IN} = 0$ , $C_{IN} = 0$ |      |      | 1    | mA            |
| $V_{ref}$       | Internal comparator (CIN) reference voltage |  | 0.51 | 0.54 | 0.56 | V             |

**Table 10. Bootstrapped voltage**

| Symbol          | Parameter                               | Test conditions   | Min. | Typ. | Max. | Unit          |
|-----------------|---|---|------|------|------|---------------|
| $V_{BS\_hys}$   | $V_{BS}$ UV hysteresis                  |   | 1.2  | 1.5  | 1.8  | V             |
| $V_{BS\_thON}$  | $V_{BS}$ UV turn ON threshold           |   | 11.1 | 11.5 | 12.1 | V             |
| $V_{BS\_thOFF}$ | $V_{BS}$ UV turn OFF threshold          |   | 9.8  | 10   | 10.6 | V             |
| $I_{QBSU}$      | Undervoltage $V_{BS}$ quiescent current | $V_{BS} < 9\text{ V}$<br>$T/\overline{SD}/OD = 5\text{ V}$ ; $LIN = 0$ ; and<br>$H_{IN} = 5\text{ V}$ ; $C_{IN} = 0$  |      | 70   | 110  | $\mu\text{A}$ |
| $I_{QBS}$       | $V_{BS}$ quiescent current              | $V_{BS} = 15\text{ V}$<br>$T/\overline{SD}/OD = 5\text{ V}$ ; $LIN = 0$ ; and<br>$H_{IN} = 5\text{ V}$ ; $C_{IN} = 0$ |      | 150  | 210  | $\mu\text{A}$ |
| $R_{DS(on)}$    | Bootstrap driver on resistance          | LVG ON  |      | 120  |      | $\Omega$      |

**Table 11. Logic inputs**

| Symbol     | Parameter                        | Test conditions        | Min. | Typ. | Max. | Unit          |
|------------|----------------------------------|------------------------|------|------|------|---------------|
| $V_{il}$   | Low logic level voltage          |                        |      |      | 0.8  | V             |
| $V_{ih}$   | High logic level voltage         |                        | 2.25 |      |      | V             |
| $I_{HINh}$ | HIN logic "1" input bias current | $H_{IN} = 15\text{ V}$ | 20   | 40   | 100  | $\mu\text{A}$ |
| $I_{HINI}$ | HIN logic "0" input bias current | $H_{IN} = 0\text{ V}$  |      |      | 1    | $\mu\text{A}$ |
| $I_{LINh}$ | LIN logic "1" input bias current | $LIN = 15\text{ V}$    | 20   | 40   | 100  | $\mu\text{A}$ |
| $I_{LINI}$ | LIN logic "0" input bias current | $LIN = 0\text{ V}$     |      |      | 1    | $\mu\text{A}$ |

Table 11. Logic inputs (continued)

| Symbol    | Parameter                                    | Test conditions               | Min. | Typ. | Max. | Unit          |
|-----------|--|-------------------------------|------|------|------|---------------|
| $I_{SDh}$ | $\overline{SD}$ logic "0" input bias current | $\overline{SD} = 15\text{ V}$ | 220  | 295  | 370  | $\mu\text{A}$ |
| $I_{SDl}$ | $\overline{SD}$ logic "1" input bias current | $\overline{SD} = 0\text{ V}$  |      |      | 3    | $\mu\text{A}$ |
| Dt        | Dead time                                    | see <a href="#">Figure 9</a>  |      | 180  |      | ns            |

Table 12. OP AMP characteristics

| Symbol   | Parameter                         | Test condition   | Min. | Typ. | Max. | Unit             |
|----------|-----------------------------------|--|------|------|------|------------------|
| $V_{io}$ | Input offset voltage              | $V_{ic} = 0\text{ V}$ , $V_o = 7.5\text{ V}$                   |      |      | 6    | mV               |
| $I_{io}$ | Input offset current              | $V_{ic} = 0\text{ V}$ , $V_o = 7.5\text{ V}$                   |      | 4    | 40   | nA               |
| $I_{ib}$ | Input bias current <sup>(1)</sup> |  |      | 100  | 200  | nA               |
| $V_{OL}$ | Low level output voltage          | $R_L = 10\text{ k}\Omega$ to $V_{CC}$                          |      | 75   | 150  | mV               |
| $V_{OH}$ | High level output voltage         | $R_L = 10\text{ k}\Omega$ to GND                               | 14   | 14.7 |      | V                |
| $I_o$    | Output short-circuit current      | Source,<br>$V_{id} = +1$ ; $V_o = 0\text{ V}$                  | 16   | 30   |      | mA               |
|          |                                   | Sink,<br>$V_{id} = -1$ ; $V_o = V_{CC}$                        | 50   | 80   |      | mA               |
| SR       | Slew rate                         | $V_i = 1 - 4\text{ V}$ ; $C_L = 100\text{ pF}$ ;<br>unity gain | 2.5  | 3.8  |      | V/ $\mu\text{s}$ |
| GBWP     | Gain bandwidth product            | $V_o = 7.5\text{ V}$   | 8    | 12   |      | MHz              |
| $A_{vd}$ | Large signal voltage gain         | $R_L = 2\text{ k}\Omega$                                       | 70   | 85   |      | dB               |
| SVR      | Supply voltage rejection ratio    | vs. $V_{CC}$   | 60   | 75   |      | dB               |
| CMRR     | Common mode rejection ratio       |  | 55   | 70   |      | dB               |

1. The direction of input current is out of the IC.

Table 13. Sense comparator characteristics

| Symbol        | Parameter  | Test conditions  | Min. | Typ. | Max. | Unit               |
|---------------|--|--|------|------|------|--------------------|
| $I_{ib}$      | Input bias current   | $V_{CIN} = 1\text{ V}$   |      |      | 3    | $\mu\text{A}$      |
| $V_{od}$      | Open drain low level output voltage  | $I_{od} = 3\text{ mA}$   |      |      | 0.5  | V                  |
| $R_{ON\_OD}$  | Open drain low level output resistance                                     | $I_{od} = 3\text{ mA}$   |      | 166  |      | $\Omega$           |
| $R_{PD\_SD}$  | $\overline{SD}$ pull down resistor <sup>(1)</sup>                          |  |      | 125  |      | k $\Omega$         |
| $t_{d\_comp}$ | Comparator delay   | T/ $\overline{SD}$ /OD pulled to 5 V through 100 k $\Omega$ resistor         |      | 90   | 130  | ns                 |
| SR            | Slew rate  | $C_L = 180\text{ pF}$ ; $R_{pu} = 5\text{ k}\Omega$                          |      | 60   |      | V/ $\mu\text{sec}$ |
| $t_{sd}$      | Shutdown to high / low side driver propagation delay                       | $V_{OUT} = 0$ , $V_{boot} = V_{CC}$ ,<br>$V_{IN} = 0\text{ to }3.3\text{ V}$ | 50   | 125  | 200  | ns                 |
| $t_{isd}$     | Comparator triggering to high / low side driver turn-off propagation delay | Measured applying a voltage step from 0 V to 3.3 V to pin CIN                | 50   | 200  | 250  |                    |

1. equivalent value derived from the resistances of three drivers in parallel

Table 14. Truth table

| Condition                                | Logic input ( $V_I$ ) |                  |                  | Output |     |
|--|-----------------------|------------------|------------------|--------|-----|
|  | $\overline{T/SD/OD}$  | LIN              | HIN              | LVG    | HVG |
| Shutdown enable half-bridge tri-state    | L                     | X <sup>(1)</sup> | X <sup>(1)</sup> | L      | L   |
| Interlocking half-bridge tri-state       | H                     | H                | H                | L      | L   |
| 0 "logic state" half-bridge tri-state    | H                     | L                | L                | L      | L   |
| 1 "logic state" low side direct driving  | H                     | H                | L                | H      | L   |
| 1 "logic state" high side direct driving | H                     | L                | H                | L      | H   |

1. X = don't care

3.2.1 NTC thermistor

Figure 5. Internal structure of  $\overline{\text{SD}}$  and NTC<sup>(a)</sup>





Figure 6. Equivalent resistance ( $\text{NTC}/R_{\text{PD\_SD}}$ )



a. RPD\_SD: equivalent value as result of resistances of three drivers in parallel.

Figure 7. Equivalent resistance (NTC//R<sub>PD-SD</sub>) zoom






Figure 8. Voltage of T/SD/OD pin according to NTC temperature



3.3 Waveform definitions

Figure 9. Dead time and interlocking waveform definitions



## 4 Smart shutdown function

The device integrates a comparator for fault sensing purposes. The comparator has an internal voltage reference  $V_{REF}$  connected to the inverting input, while the non-inverting input on pin (CIN) can be connected to an external shunt resistor for simple overcurrent protection.

When the comparator triggers, the device is set to the Shutdown state and both its outputs are switched to the low-level setting, causing the half bridge to enter a tri-state.

In common overcurrent protection architectures, the comparator output is usually connected to the Shutdown input through an RC network that provides a mono-stable circuit which implements a protection time following a fault condition.


Our smart shutdown architecture immediately turns off the output gate driver in case of overcurrent along a preferential path for the fault signal which directly switches off the outputs. The time delay between the fault and output shutdown no longer depends on the RC values of the external network connected to the shutdown pin. At the same time, the DMOS connected to the open-drain output (pin T/ $\overline{SD}/OD$ ) is turned on by the internal logic, which holds it on until the shutdown voltage is lower than the logic input lower threshold ( $V_{il}$ ).

Also, the smart shutdown function allows increasing the real disable time without increasing the constant time of the external RC network.

An NTC thermistor for temperature monitoring is internally connected in parallel to the  $\overline{SD}$  pin. To avoid undesired shutdown, keep the voltage  $V_{T/\overline{SD}/OD}$  higher than the high-level logic threshold by setting the pull-up resistor  $R_{\overline{SD}}$  to 1 k $\Omega$  or 2.2 k $\Omega$  for the 3.3 V or 5 V MCU power supplies, respectively.




Figure 10. Smart shutdown timing waveforms



Please refer to [Table 13](#) for internal propagation delay time details.

**5**

**Figure 11. Application circuit example**



Application designers are free to use different scheme according with the specifications of the device.

## 6 Guidelines

- Input signals HIN, LIN are active-high logic. A 375 k $\Omega$  (typ.) pull-down resistor is built-in for each input. To prevent input signal oscillation, the wiring of each input should be as short as possible and the use of RC filters (R1, C1) on each input signal is suggested. The filters should be done with a time constant of about 100 ns and placed as close as possible to the IPM input pins.
- The use of a bypass capacitor  $C_{VCC}$  (aluminum or tantalum) can help to reduce the transient circuit demand on the power supply. Also, to reduce high frequency switching noise distributed on the power lines, placing a decoupling capacitor C2 (100 to 220 nF, with low ESR and low ESL) as close as possible to Vcc pin and in parallel with the bypass capacitor is suggested.
- The use of RC filter (RSF, CSF) for preventing protection circuit malfunction is recommended. The time constant (RSF x CSF) should be set to 1  $\mu$ s and the filter must be placed as close as possible to the CIN pin.
- The  $\overline{SD}$  is an input/output pin (open drain type if used as output). A built-in thermistor NTC is internally connected between the  $\overline{SD}$  pin and GND. The voltage  $V_{SD-GND}$  decreases as the temperature increases, due to the pull-up resistor  $R_{SD}$ . In order to keep the voltage always higher than the high level logic threshold, the pull-up resistor is suggested to be set at 1 k $\Omega$  or 2.2 k $\Omega$  for 3.3 V or 5 V MCU power supply, respectively. The  $C_{SD}$  capacitor of the filter on  $\overline{SD}$  should be fixed no higher than 3.3 nF in order to assure a  $\overline{SD}$  activation time  $\tau_1 \leq 500$  ns, in addition the filter should be placed as close as possible to the  $\overline{SD}$  pin.
- The decoupling capacitor  $C_3$  (from 100 to 220 nF, ceramic with low ESR and low ESL), in parallel with each  $C_{boot}$ , is useful to filter high frequency disturbance. Both  $C_{boot}$  and  $C_3$  (if present) should be placed as close as possible to the U, V, W and  $V_{boot}$  pins. Bootstrap negative electrodes should be connected to U, V, W terminals directly and separated from the main output wires.
- To prevent the overvoltage on Vcc pin, a Zener diode (Dz1) can be used. Similarly on the  $V_{boot}$  pin, a Zener diode (Dz2) can be placed in parallel with each  $C_{boot}$ .
- The use of the decoupling capacitor C4 (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor  $C_{vdc}$  is useful to prevent surge destruction. Both capacitors C4 and  $C_{vdc}$  should be placed as close as possible to the IPM (C4 has priority over  $C_{vdc}$ ).
- By integrating an application-specific type HVIC inside the module, direct coupling to the MCU terminals without an opto-coupler is possible.
- Use low inductance shunt resistors for phase leg current sensing.
- In order to avoid malfunctions, the wiring between N pins, the shunt resistor and PWR\_GND should be as short as possible.
- The connection of SGN\_GND to PWR\_GND at only one point (close to the shunt resistor terminal) can help to reduce the impact of power ground fluctuation.

*These guidelines are useful for application design to ensure the specifications of the device. For further details, please refer to the relevant application note.*

## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK<sup>®</sup> is an ST trademark.

Figure 12. NSDIP-26L package outline





Table 15.NSDIP-26L mechanical data

| Dim. | mm.       |       |       |
|------|-----------|-------|-------|
|      | Min.      | Typ.  | Max.  |
| A    |           |       | 3.45  |
| A1   | 0.10      |       | 0.25  |
| A2   | 3.00      | 3.10  | 3.20  |
| A3   | 1.70      | 1.80  | 1.90  |
| b    | 0.47      |       | 0.57  |
| b1   | 0.45      | 0.50  | 0.55  |
| b2   | 0.63      |       | 0.67  |
| c    | 0.47      |       | 0.57  |
| c1   | 0.45      | 0.50  | 0.55  |
| D    | 29.05     | 29.15 | 29.25 |
| D1   | 0.70      |       |       |
| D2   | 0.45      |       |       |
| D3   | 0.90      |       |       |
| D4   |           |       | 29.65 |
| E    | 12.35     | 12.45 | 12.55 |
| E1   | 15.50     | 17.00 | 18.50 |
| E2   | 0.35      |       |       |
| e    | 1.70      | 1.80  | 1.90  |
| e1   | 2.40      | 2.50  | 2.60  |
| L    | 1.24      | 1.39  | 1.54  |
| L1   | 1.00      | 1.15  | 1.30  |
| L2   | 0.25 BSC  |       |       |
| L3   | 2.275 REF |       |       |
| R1   | 0.25      | 0.40  | 0.55  |
| R2   | 0.25      | 0.40  | 0.55  |
| S    |           | 0.39  | 0.55  |
| Θ    | 0°        |       | 8°    |
| Θ1   | 3° BSC    |       |       |
| Θ2   | 10°       | 12°   | 14°   |

**Figure 13. NSDIP-26L recommended footprint<sup>(b)</sup>**

b. Dimensions are in mm.

# 8      Revision history

Table 16. Document revision history

| Date        | Revision | Changes          |
|-------------|----------|------------------|
| 26-Jan-2017 | 1        | Initial release. |

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved