


## SLLIMM™-nano small low-loss intelligent molded module IPM, 3-phase inverter, 2 A, 1.7 $\Omega$ max., 500 V MOSFET

Datasheet - production data



### Features

- IPM 2 A, 500 V,  $R_{DS(on)} = 1.7 \Omega$ , 3-phase MOSFET inverter bridge including control ICs for gate driving
- Optimized for low electromagnetic interference
- 3.3 V, 5 V, 15 V CMOS/TTL input comparators with hysteresis and pull-down/pull-up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Smart shutdown function
- Comparator for fault protection against overtemperature and overcurrent
- Op-amp for advanced current sensing
- Optimized pinout for easy board layout
- Up to  $\pm 2$  kV ESD protection (HBM C = 100 pF, R = 1.5 k $\Omega$ )

### Applications

- 3-phase inverters for small power motor drives
- Dish washers, refrigerator compressors, heating systems, air-conditioning fans, draining and recirculation pumps

### Description

This SLLIMM (small low-loss intelligent molded module) nano provides a compact, high performance AC motor drive in a simple, rugged design. It is composed of six MOSFETs and three half-bridge HVICs for gate driving, providing low electromagnetic interference (EMI) characteristics with optimized switching speed. The package is optimized for thermal performance and compactness in built-in motor applications, or other low power applications where assembly space is limited. This IPM includes an operational amplifier, completely uncommitted, and a comparator that can be used to design a fast and efficient protection circuit. SLLIMM™ is a trademark of STMicroelectronics.

Table 1: Device summary

Order code	Marking	Package	Packing
STIPN2M50-H	IPN2M50-H	NDIP-26L	Tube

## Contents

<b>1</b>	<b>Internal schematic diagram and pin configuration .....</b>	<b>3</b>
<b>2</b>	<b>Electrical ratings .....</b>	<b>6</b>
2.1	Absolute maximum ratings .....	6
2.2	Thermal data .....	6
<b>3</b>	<b>Electrical characteristics .....</b>	<b>7</b>
3.1	Inverter part .....	7
3.2	Control part .....	9
3.3	Waveform definitions .....	12
<b>4</b>	<b>Smart shutdown function .....</b>	<b>13</b>
<b>5</b>	<b>Application circuit example .....</b>	<b>15</b>
5.1	Guidelines .....	16
<b>6</b>	<b>Package information .....</b>	<b>17</b>
6.1	NDIP-26L package information .....	18
6.2	NDIP-26L packing information .....	20
<b>7</b>	<b>Revision history .....</b>	<b>21</b>

# 1 Internal schematic diagram and pin configuration

Figure 1: Internal schematic diagram





Table 2: Pin description

Pin	Symbol	Description
1	GND	Ground
2	$\overline{\text{SD}}/\text{OD}$	Shutdown logic input (active low) / open-drain (comparator output)
3	V <sub>CC</sub> W	Low voltage power supply W phase
4	HIN W	High-side logic input for W phase
5	LIN W	Low-side logic input for W phase
6	OP+	Op-amp non inverting input
7	OP <sub>OUT</sub>	Op-amp output
8	OP-	Op-amp inverting input
9	V <sub>CC</sub> V	Low voltage power supply V phase
10	HIN V	High-side logic input for V phase
11	LIN V	Low-side logic input for V phase
12	CIN	Comparator input
13	V <sub>CC</sub> U	Low voltage power supply for U phase
14	HIN U	High-side logic input for U phase
15	$\overline{\text{SD}}/\text{OD}$	Shutdown logic input (active low) / open-drain (comparator output)
16	LIN U	Low-side logic input for U phase
17	V <sub>BOOT</sub> U	Bootstrap voltage for U phase
18	P	Positive DC input
19	U, OUT <sub>U</sub>	U phase output
20	N <sub>U</sub>	Negative DC input for U phase
21	V <sub>BOOT</sub> V	Bootstrap voltage for V phase
22	V, OUT <sub>V</sub>	V phase output
23	N <sub>V</sub>	Negative DC input for V phase
24	V <sub>BOOT</sub> W	Bootstrap voltage for W phase
25	W, OUT <sub>W</sub>	W phase output
26	N <sub>W</sub>	Negative DC input for W phase

Figure 2: Pin layout (top view)



## 2 Electrical ratings

### 2.1 Absolute maximum ratings

Table 3: Inverter part

Symbol	Parameter	Value	Unit
$V_{DSS}$	MOSFET blocking voltage (or drain-source voltage) for each MOSFET ( $V_{IN}^{(1)} = 0$ )	500	V
$\pm I_D$	Continuous current each MOSFET	2	A
$\pm I_{DP}^{(2)}$	Peak drain current each MOSFET (less than 1 ms)	4	A
$P_{TOT}$	Each MOSFET total dissipation at $T_C = 25\text{ °C}$	10.4	W

**Notes:**

<sup>(1)</sup>Applied among HINi, LINi and GND for i = U, V, W.

<sup>(2)</sup>Pulse width limited by max. junction temperature.

Table 4: Control part

Symbol	Parameter	Min.	Max.	Unit
$V_{OUT}$	Output voltage applied among $OUT_U$ , $OUT_V$ , $OUT_W$ - GND	$V_{boot} - 21$	$V_{boot} + 0.3$	V
$V_{CC}$	Low voltage power supply	- 0.3	21	V
$V_{CIN}$	Comparator input voltage	- 0.3	$V_{CC} + 0.3$	V
$V_{op+}$	Op-amp non-inverting input	- 0.3	$V_{CC} + 0.3$	V
$V_{op-}$	Op-amp inverting input	- 0.3	$V_{CC} + 0.3$	V
$V_{boot}$	Bootstrap voltage	- 0.3	620	V
$V_{IN}$	Logic input voltage applied among HIN, LIN and GND	- 0.3	15	V
$V_{SD/OD}$	Open-drain voltage	- 0.3	15	V
$\Delta V_{OUT/dT}$	Allowed output slew rate		50	V/ns

Table 5: Total system

Symbol	Parameter	Value	Unit
$V_{ISO}$	Isolation withstand voltage applied on each pin and heatsink plate (AC voltage, $t = 60\text{ s}$ )	1000	V
$T_j$	Power chip operating junction temperature	-40 to 150	°C
$T_C$	Module case operation temperature	-40 to 125	°C

### 2.2 Thermal data

Table 6: Thermal data

Symbol	Parameter	Value	Unit
$R_{th(j-c)}$	Thermal resistance junction-case	12	°C/W

### 3 Electrical characteristics

$T_J = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

#### 3.1 Inverter part

Table 7: Static

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{DSS}$	Zero-gate voltage drain current	$V_{DS} = 500\text{ V}$ , $V_{CC} = 15\text{ V}$ , $V_{Boot} = 15\text{ V}$			1	mA
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{CC} = V_{boot} = 15\text{ V}$ , $V_{IN}^{(1)} = 0\text{ V}$ , $I_D = 1\text{ mA}$	500			V
$R_{DS(on)}$	Static drain source turn-on resistance	$V_{CC} = V_{boot} = 15\text{ V}$ , $V_{IN}^{(1)} = 0 - 5\text{ V}$ , $I_D = 1.2\text{ A}$		1.5	1.7	$\Omega$
$V_{SD}$	Drain-source diode forward voltage	$V_{IN}^{(1)} = 0$ "logic state", $I_D = 2\text{ A}$		0.9	1.6	V

**Notes:**

<sup>(1)</sup>Applied among HINx, LINx and GND for x = U, V, W.

Table 8: Inductive load switching time and energy

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{on}^{(1)}$	Turn-on time	$V_{DD} = 300\text{ V}$ , $V_{CC} = V_{boot} = 15\text{ V}$ , $V_{IN}^{(2)} = 0 - 5\text{ V}$ , $I_C = 1.2\text{ A}$ (see <a href="#">Figure 4: "Switching time definition"</a> )	-	267	-	ns
$t_{c(on)}^{(1)}$	Crossover time (on)		-	153	-	
$t_{off}^{(1)}$	Turn-off time		-	265	-	
$t_{c(off)}^{(1)}$	Crossover time (off)		-	46	-	
$t_{rr}$	Reverse recovery time		-	192	-	
$E_{on}$	Turn-on switching energy		-	61	-	$\mu\text{J}$
$E_{off}$	Turn-off switching energy		-	4	-	

**Notes:**

<sup>(1)</sup> $t_{ON}$  and  $t_{OFF}$  include the propagation delay time of the internal drive.  $t_{c(ON)}$  and  $t_{c(OFF)}$  are the switching time of MOSFET itself under the internally given gate driving conditions.

<sup>(2)</sup>Applied among HINx, LINx and GND for x = U, V, W.

The diagram shows a Class-D audio amplifier circuit. The IC, GIPD161120151702RV, has the following connections:

- Input:** LIN pin is connected to a 5V square wave input.
- Power Supply:** VCC pin is connected to +Vcc. GND pin is connected to ground.
- Control:** SD/OD pin is connected to a +5V supply through a resistor RSD.
- Output Stage:** OUT pin is connected to the drain of a PMOS transistor. The source of the PMOS transistor is connected to Vboot, which is also connected to a +Vboot supply. The gate of the PMOS transistor is connected to HIN. The gate of the NMOS transistor is connected to LVG. The source of the NMOS transistor is connected to ground.
- Load:** The output of the amplifier is connected to a speaker (L) and a capacitor (C). The output voltage is labeled Vds and the output current is labeled Ic.

(a) turn-on

(b) turn-off

8/22



## 3.2 Control part

Table 9: Low voltage power supply (VCC = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>CC_hys</sub>	V <sub>CC</sub> UV hysteresis		1.2	1.5	1.8	V
V <sub>CC_thON</sub>	V <sub>CC</sub> UV turn-ON threshold		11.5	12	12.5	V
V <sub>CC_thOFF</sub>	V <sub>CC</sub> UV turn-OFF threshold		10	10.5	11	V
I <sub>qccu</sub>	Undervoltage quiescent supply current	V <sub>CC</sub> = 10 V, $\overline{SD}/OD = 5$ V; LIN = 0 V; H <sub>IN</sub> = 0, C <sub>IN</sub> = 0			150	μA
I <sub>qcc</sub>	Quiescent current	V <sub>CC</sub> = 15 V, $\overline{SD}/OD = 5$ V; LIN = 0 V; H <sub>IN</sub> = 0, C <sub>IN</sub> = 0			1	mA
V <sub>ref</sub>	Internal comparator (CIN) reference voltage		0.5	0.54	0.58	V

Table 10: Bootstrapped voltage (VCC = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>BS_hys</sub>	V <sub>BS</sub> UV hysteresis		1.2	1.5	1.8	V
V <sub>BS_thON</sub>	V <sub>BS</sub> UV turn-ON threshold		11.1	11.5	12.1	V
V <sub>BS_thOFF</sub>	V <sub>BS</sub> UV turn-OFF threshold		9.8	10	10.6	V
I <sub>qBSU</sub>	Undervoltage V <sub>BS</sub> quiescent current	V <sub>BS</sub> < 9 V $\overline{SD}/OD = 5$ V; LIN = 0 V and H <sub>IN</sub> = 5 V; C <sub>IN</sub> = 0		70	110	μA
I <sub>qBS</sub>	V <sub>BS</sub> quiescent current	V <sub>BS</sub> = 15 V $\overline{SD}/OD = 5$ V; LIN = 0 V and H <sub>IN</sub> = 5 V; C <sub>IN</sub> = 0		200	300	μA
R <sub>DS(on)</sub>	Bootstrap driver on-resistance	LVG ON		120		Ω

Table 11: Logic inputs (VCC = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>il</sub>	Low logic level voltage				0.8	V
V <sub>ih</sub>	High logic level voltage		2.25			V
I <sub>HINh</sub>	HIN logic "1" input bias current	HIN = 15 V	20	40	100	μA
I <sub>HINl</sub>	HIN logic "0" input bias current	HIN = 0 V			1	μA
I <sub>LINl</sub>	LIN logic "1" input bias current	LIN = 15 V	20	40	100	μA
I <sub>LINh</sub>	LIN logic "0" input bias current	LIN = 0 V			1	μA
I <sub>SDh</sub>	$\overline{\text{SD}}$ logic "0" input bias current	$\overline{\text{SD}}$ = 15 V	30	120	300	μA
I <sub>SDl</sub>	$\overline{\text{SD}}$ logic "1" input bias current	$\overline{\text{SD}}$ = 0 V			3	μA
Dt	Dead time	see <a href="#">Figure 5: "Dead time and interlocking waveform definitions"</a>		180		ns

Table 12: Op-amp characteristics (VCC = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>io</sub>	Input offset voltage	V <sub>ic</sub> = 0 V, V <sub>o</sub> = 7.5 V			6	mV
I <sub>io</sub>	Input offset current	V <sub>ic</sub> = 0 V, V <sub>o</sub> = 7.5 V		4	40	nA
I <sub>ib</sub>	Input bias current <sup>(1)</sup>			100	200	nA
V <sub>OL</sub>	Low level output voltage	R <sub>L</sub> = 10 kΩ to V <sub>CC</sub>		75	150	mV
V <sub>OH</sub>	High level output voltage	R <sub>L</sub> = 10 kΩ to GND	14	14.7		V
I <sub>o</sub>	Output short-circuit current	Source, V <sub>id</sub> = +1 V; V <sub>o</sub> = 0 V	16	30		mA
		Sink, V <sub>id</sub> = -1 V; V <sub>o</sub> = V <sub>CC</sub>	50	80		mA
SR	Slew rate	V <sub>i</sub> = 1 - 4 V; C <sub>L</sub> = 100 pF; unity gain	2.5	3.8		V/μs
GBWP	Gain bandwidth product	V <sub>o</sub> = 7.5 V	8	12		MHz
A <sub>vd</sub>	Large signal voltage gain	R <sub>L</sub> = 2 kΩ	70	85		dB
SVR	Supply voltage rejection ratio	vs. V <sub>CC</sub>	60	75		dB
CMRR	Common mode rejection ratio		55	70		dB

**Notes:**

<sup>(1)</sup>The direction of the input current is out of the IC.

Table 13: Sense comparator characteristics (VCC = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I <sub>ib</sub>	Input bias current	V <sub>CIN</sub> = 1 V			3	μA
V <sub>od</sub>	Open-drain low level output voltage	I <sub>od</sub> = 3 mA			0.5	V
R <sub>ON_OD</sub>	Open-drain low level output resistance	I <sub>od</sub> = 3 mA		166		Ω
R <sub>PD_SD</sub>	$\overline{SD}$ pull-down resistor <sup>(1)</sup>			125		kΩ
t <sub>d_comp</sub>	Comparator delay	$\overline{SD}$ /OD pulled to 5 V through 100 kΩ resistor		90	130	ns
SR	Slew rate	C <sub>L</sub> = 180 pF; R <sub>pu</sub> = 5 kΩ		60		V/μs
t <sub>sd</sub>	Shutdown to high / low-side driver propagation delay	V <sub>OUT</sub> = 0, V <sub>boot</sub> = V <sub>CC</sub> , V <sub>IN</sub> = 0 to 3.3 V	50	125	200	ns
t <sub>isd</sub>	Comparator triggering to high / low-side driver turn-off propagation delay	Measured applying a voltage step from 0 V to 3.3 V to pin CIN	50	200	250	

**Notes:**

<sup>(1)</sup>Equivalent values as a result of the resistances of three drivers in parallel.


Table 14: Truth table

Conditions	Logic input (V <sub>I</sub> )			Output	
	$\overline{SD}/OD$	LIN	HIN	LVG	HVG
Shutdown enable half-bridge tri-state	L	X <sup>(1)</sup>	X <sup>(1)</sup>	L	L
Interlocking half-bridge tri-state	H	H	H	L	L
0 "logic state" half-bridge tri-state	H	L	L	L	L
1 "logic state" low-side direct driving	H	H	L	H	L
1 "logic state" high-side direct driving	H	L	H	L	H

**Notes:**<sup>(1)</sup>X: do not care.

### 3.3 Waveform definitions

Figure 5: Dead time and interlocking waveform definitions



## 4 Smart shutdown function

The device integrates a comparator for fault sensing purposes. The comparator has an internal voltage reference  $V_{REF}$  connected to the inverting input, while the non-inverting input on pin (CIN) can be connected to an external shunt resistor for simple overcurrent protection.


When the comparator triggers, the device is set to the shutdown state and both of its outputs are set to the low level, causing the half-bridge to enter a tri-state.

In common overcurrent protection architectures, the comparator output is usually connected to the shutdown input through an RC network so to provide a monostable circuit which implements a protection time following to a fault condition.

Our smart shutdown architecture immediately turns off the output gate driver in case of overcurrent through a preferential path for the fault signal which directly switches off the outputs. The time delay between the fault and output shutdown no longer depends on the RC values of the external network connected to the shutdown pin. At the same time, the DMOS connected to the open-drain output (pin  $\overline{SD}/OD$ ) is turned on by the internal logic, which holds it on until the shutdown voltage is well below the minimum value of logic input threshold ( $V_{il}$ ).


Besides, the smart shutdown function allows the real disable time to be increased while the constant time of the external RC network remains as it is.

Figure 6: Smart shutdown timing waveforms



Please refer to [Table 13: "Sense comparator characteristics \(VCC = 15 V unless otherwise specified\)"](#) for internal propagation delay time details.

**Figure 7: Application circuit example**



Application designers are free to use a different scheme according to the specifications of the device.

## 5.1 Guidelines

- Input signals HIN, LIN are active high logic. A 375 k $\Omega$  (typ.) pull-down resistor is built-in for each input. To prevent the input signal oscillation, the wiring of each input should be as short as possible and the use of RC filters (R1, C1) on each input signal is suggested. The filters should be with a time constant of about 100 ns and placed as close as possible to the IPM input pins.
- The use of a bypass capacitor CVCC (aluminum or tantalum) can help to reduce the transient circuit demand on the power supply. Besides, to reduce high frequency switching noise distributed on the power lines, a decoupling capacitor C<sub>2</sub> (100 to 220 nF, with low ESR and low ESL) should be placed as close as possible to V<sub>CC</sub> pin and in parallel with the bypass capacitor.
- The use of RC filter (RSF, CSF) is recommended to avoid protection circuit malfunction. The time constant (RSF x CSF) should be set to 1  $\mu$ s and the filter must be placed as close as possible to CIN pin.
- The  $\overline{SD}$  is an input/output pin (open-drain type if it is used as output). The CSD capacitor of the filter on  $\overline{SD}$  should be fixed no higher than 3.3 nF in order to ensure the  $\overline{SD}$  activation time  $\tau_1 \leq 500$  ns; the filter should be placed as close as possible to the  $\overline{SD}$  pin.
- The decoupling capacitor C<sub>3</sub> (from 100 to 220 nF, ceramic with low ESR and low ESL), in parallel with each C<sub>boot</sub>, is useful to filter high frequency disturbance. Both C<sub>boot</sub> and C<sub>3</sub> (if present) should be placed as close as possible to the U, V, W and V<sub>boot</sub> pins. Bootstrap negative electrodes should be connected to U, V, W terminals directly and separated from the main output wires.
- To prevent the overvoltage on V<sub>CC</sub> pin, a Zener diode (Dz1) can be used. Similarly on the V<sub>boot</sub> pin, a Zener diode (Dz2) can be placed in parallel with each C<sub>boot</sub>.
- The use of the decoupling capacitor C<sub>4</sub> (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor C<sub>vdc</sub> is useful to prevent surge destruction. Both capacitors C<sub>4</sub> and C<sub>vdc</sub> should be placed as close as possible to the IPM (C<sub>4</sub> has priority over C<sub>vdc</sub>).
- By integrating an application-specific type HVIC inside the module, coupling to the MCU terminals without an optocoupler is possible.
- Low inductance shunt resistors should be used for phase leg current sensing.
- In order to avoid malfunctions, the wiring on N pins, the shunt resistor and PWR\_GND should be as short as possible.
- The connection of SGN\_GND to PWR\_GND on one point only (close to the shunt resistor terminal) can help to reduce the impact of power ground fluctuation.

These guidelines ensure the specifications of the device for application designs. For further details, please refer to the relative application note.

**Table 15: Recommended operating conditions**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>PN</sub>	Supply voltage	Applied among P-Nu, Nv, Nw		300	400	V
V <sub>CC</sub>	Control supply voltage	Applied to V <sub>CC</sub> -GND	13.5	15	18	V
V <sub>BS</sub>	High-side bias voltage	Applied to V <sub>BOOTi</sub> -OUT <sub>i</sub> for i = U, V, W	13		18	V
t <sub>dead</sub>	Blanking time to prevent arm-short	For each input signal	1			$\mu$ s
f <sub>PWM</sub>	PWM input signal	-40 °C < T <sub>c</sub> < 100 °C -40 °C < T <sub>j</sub> < 125 °C			25	kHz
T <sub>C</sub>	Case operation temperature				100	°C



## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **[www.st.com](http://www.st.com)**. ECOPACK® is an ST trademark.

## 6.1 NDIP-26L package information

Figure 8: NDIP-26L type C package outline




Table 16: NDIP-26L type C mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A			4.40
A1	0.80	1.00	1.20
A2	3.00	3.10	3.20
A3	1.70	1.80	1.90
A4	5.70	5.90	6.10
b	0.53		0.72
b1	0.52	0.60	0.68
b2	0.83		1.02
b3	0.82	0.90	0.98
c	0.46		0.59
c1	0.45	0.50	0.55
D	29.05	29.15	29.25
D1	0.50	0.77	1.00
D2	0.35	0.53	0.70
D3			29.55
E	12.35	12.45	12.55
e	1.70	1.80	1.90
e1	2.40	2.50	2.60
eB1	16.10	16.40	16.70
eB2	21.18	21.48	21.78
L	1.24	1.39	1.54

6.2 NDIP-26L packing information

Figure 9: NDIP-26L tube (dimensions are in mm)




Table 17: Shipping details

Parameter	Value
Base quantity	17 pieces
Bulk quantity	476 pieces

## 7 Revision history

**Table 18: Document revision history**

Date	Revision	Changes
18-Nov-2016	1	Initial release.
25-Nov-2016	2	Datasheet promoted from preliminary data to production data.
05-Jan-2017	3	Modified <i>Table 8: "Inductive load switching time and energy"</i> Minor text changes
01-Feb-2017	4	Modified description on cover page
07-Jun-2017	5	Updated <i>Table 11: "Logic inputs (VCC = 15 V unless otherwise specified)"</i> and minor text changes.

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved