



STB20NM50 - STB20NM50-1 STP20NM50 - STP20NM50FP

N-CHANNEL 550V@T_{Jmax} - 0.20Ω - 20A - TO220/FP-D²PAK-I²PAK
Zener-Protected SuperMESH™ MOSFET

General features

Type	V _{DSS} (@T _{Jmax})	R _{DS(on)}	I _D
STB20NM50	550 V	<0.25 Ω	20 A
STB20NM50-1	550 V	<0.25 Ω	20 A
STP20NM50	550 V	<0.25 Ω	20 A
STP20NM50FP	550 V	<0.25 Ω	20 A

- HIGH dv/dt AND AVALANCHE CAPABILITIES
- 100% AVALANCHE TESTED
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE

Description

The MDmesh™ is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH™ horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics and dynamic performances.


Applications

The MDmesh™ family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies


Order codes

Sales Type	Marking	Package	Packaging
STB20NM50T4	B20NM50	D ² PAK	TAPE & REEL
STB20NM50-1	B20NM50-1	I ² PAK	TUBE
STP20NM50S	P20NM50	TO-220	TUBE
STP20NM50FP	P20NM50FP	TO-220FP	TUBE

Package



Internal schematic diagram



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		TO-220/D ² PAK/I ² PAK	TO-220FP	
V_{GS}	Gate-Source Voltage	± 30		V
I_D	Drain Current (continuous) at $T_C = 25^\circ\text{C}$	20	20 (Note 3)	A
I_D	Drain Current (continuous) at $T_C = 100^\circ\text{C}$	12.6	12.6 (Note 3)	A
I_{DM} Note 2	Drain Current (pulsed)	80	80 (Note 3)	A
P_{TOT}	Total Dissipation at $T_C = 25^\circ\text{C}$	192	45	W
	Derating Factor	1.2	0.36	W/ $^\circ\text{C}$
dv/dt Note 1	Peak Diode Recovery voltage slope	15		V/ns
V_{ISO}	Insulation Withstand Voltage (DC)	--	2000	V
T_j T_{stg}	Operating Junction Temperature Storage Temperature	-65 to 150		$^\circ\text{C}$

Table 2. Thermal data

		TO-220/D ² PAK/I ² PAK	TO-220FP	Unit
$R_{thj-case}$	Thermal Resistance Junction-case Max	0.65	2.8	$^\circ\text{C/W}$
$R_{thj-amb}$	Thermal Resistance Junction-amb Max	62.5		$^\circ\text{C/W}$
T_I	Maximum Lead Temperature For Soldering Purpose	300		$^\circ\text{C}$

Table 3. Avalanche characteristics

Symbol	Parameter	Max Value	Unit
I_{AR}	Avalanche Current, repetitive or Not-Repetitive (pulse width limited by T_j max)	10	A
E_{AS}	Single Pulse Avalanche Energy (starting $T_j=25^\circ\text{C}$, $I_D=5\text{A}$, $V_{DD}=50\text{V}$)	650	mJ

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-Source Breakdown Voltage	I _D = 250μA, V _{GS} = 0	500			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating, V _{DS} = Max Rating, T _c = 125°C			1 10	μA μA
I _{GSS}	Gate Body Leakage Current (V _{DS} = 0)	V _{GS} = ±30V			±100	μA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	3	4	5	V
R _{DS(on)}	Static Drain-Source On Resistance	V _{GS} = 10 V, I _D = 10 A		0.20	0.25	Ω

Table 5. Dynamic

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g _{fs} <i>Note 4</i>	Forward Transconductance	V _{DS} > I _{D(ON)} x R _{DS(ON)max} , I _D = 10A		10		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		1480 285 34		pF pF pF
C _{oss eq.} <i>Note 5</i>	Equivalent Output Capacitance	V _{GS} = 0, V _{DS} = 0V to 400V		130		pF
R _g	Gate Input Resistance	f = 1MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		1.6		Ω
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 400V, I _D = 20A V _{GS} = 10V (see Figure 15)		40 13 19	56	nC nC nC

Table 6. Switching times

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD}=250\text{ V}$, $I_D=10\text{ A}$, $R_G=4.7\Omega$, $V_{GS}=10\text{ V}$ (see Figure 16)		24		ns
t_r	Rise Time			16		ns
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{DD}=400\text{ V}$, $I_D=20\text{ A}$, $R_G=4.7\Omega$, $V_{GS}=10\text{ V}$ (see Figure 16)		9		ns
t_f	Fall Time			8.5		ns
t_c	Cross-over Time			23		ns

Table 7. Source drain diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain Current				20	A
I_{SDM} <i>Note 2</i>	Source-drain Current (pulsed)				80	A
V_{SD} <i>Note 4</i>	Forward on Voltage	$I_{SD}=20\text{ A}$, $V_{GS}=0$			1.5	V
t_{rr}	Reverse Recovery Time	$I_{SD}=20\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$, $V_{DD}=100\text{ V}$, $T_j=25^\circ\text{C}$		350		ns
Q_{rr}	Reverse Recovery Charge			4.6		μC
I_{RRM}	Reverse Recovery Current			26		A
t_{rr}	Reverse Recovery Time	$I_{SD}=20\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$, $V_{DD}=100\text{ V}$, $T_j=150^\circ\text{C}$		435		ns
Q_{rr}	Reverse Recovery Charge			5.9		μC
I_{RRM}	Reverse Recovery Current			27		A

(1) $I_{SD} \leq 20\text{ A}$, $di/dt \leq 400\text{ A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$, $T_j \leq T_{JMAX}$

(2) Pulse width limited by safe operating area

(3) Limited only by maximum temperature allowed

(4) Pulsed: pulse duration = 300 μs , duty cycle 1.5%

(5) $C_{oss\text{eq}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}