


TDA7492E

79 W + 79 W dual BTL class-D audio amplifier

Datasheet - production data



Features

- Wide-range single-supply operation (7 - 26 V)
- Possible output configurations:
 - 2 x PBTL
 - 1 x Parallel BTL
- BTL output capabilities (V_{CC} = 26 V):
 - 61 W + 61 W, 4 Ω, THD 1%
 - 79 W + 79 W, 4 Ω, THD 10%
 - 44 W + 44 W, 6 Ω, THD 1%
 - 57 W + 57 W, 6 Ω, THD 10%
 - 34 W + 34 W, 8 Ω, THD 1%
 - 44 W + 44 W, 8 Ω, THD 10%
- Parallel BTL output capabilities ($V_{CC} = 26$ V):
 - 86 W, 3 Ω, THD 1%
 110 W, 3 Ω, THD 10%
- High efficiency

- Four selectable, fixed-gain settings of nominally 20.8 dB, 26.8 dB, 30 dB and 32.8 dB
- Differential inputs minimize common-mode noise
- Standby, mute and play operating modes
- Short-circuit protection
- Output power limited by PLIMIT function
- Detection of shorted output pins during startup
- Thermal overload protection
- ECOPACK[®] environmentally friendly package

Description

The TDA7492E is a dual BTL class-D audio amplifier with single power supply designed for home audio applications.

The device is housed in a 36-pin PowerSSO package with exposed pad up (EPU), and as a result of its high efficiency, a simple heatsink is required.

Table 1: Device summary

Order code	Operating temp. range	Package	Packaging
TDA7492ETR	-40 to +85°C	PowerSSO-36 EPU	Tape and reel

DocID027638 Rev 1

1/24

This is information on a product in full production.

Contents

Con	tents			
1	Device b	lock diag	Jram	5
2	Pin desc	ription		6
	2.1	Pinout		6
	2.2	Pin list		7
3	Electrica	I specific	cations	8
	3.1	Absolute	maximum ratings	8
	3.2	Thermal	data	8
	3.3	Electrical	specifications	9
	3.4	Stereo B	ΓL application	10
	3.5	Parallel B	STL (mono) application	10
4	Applicat	ion inforr	nation	11
	4.1	Gain setti	ing	11
	4.2	Stereo ar	nd mono applications	11
	4.3	Smart pro	otections	11
		4.3.1	Overcurrent protection (OCP)	11
		4.3.2	Thermal protection	
		4.3.3	Power limit	
_	4.4		ection	-
5		•	m	
6	Characte	erization	curves	16
	6.1		onfiguration	
7	Package	informat	ion	20
	7.1	PowerSS	O36 EPU package information	20
8	Revision	history .		23



List of tables

Table 1: Device summary	1
Table 2: Pin description list	7
Table 3: Absolute maximum ratings	
Table 4: Thermal data	
Table 5: Electrical specifications	9
Table 6: Stereo BTL application	
Table 7: Stereo BTL (mono) application	10
Table 8: Gain settings	11
Table 9: Overcurrent protection	11
Table 10: Overcurrent protection (mute mode)	12
Table 11: Max effective voltage of PLIMIT pin vs. power supply and load	13
Table 12: Mode settings	13
Table 13: PowerSSO-36 EPU package mechanical data	22
Table 14: Document revision history	




List of figures

Figure 1: Internal block diagram (showing one channel only)	5
Figure 2: Pin connections (top view, PCB view)	6
Figure 3: Mono BTL settings	
Figure 4: Recommended power limit pin connections	12
Figure 5: Standby and mute circuits	14
Figure 6: Turn-on/off sequence for minimizing speaker "pop"	14
Figure 7: Application circuit	15
Figure 8: Output power vs. supply voltage	16
Figure 9: THD vs. Pout (Vs = 26 V, f = 1 kHz)	16
Figure 10: THD vs. Pout (Vs = 26 V, f = 100 Hz)	16
Figure 11: THD vs. Pout (Vs = 26 V, f = 6 kHz)	16
Figure 12: THD vs. frequency (Vs = 26 V, Po = 1 W)	17
Figure 13: Frequency response Vs = 26 V	17
Figure 14: Signal-to-noise ratio (Vs = 26 V, gain = 32.6 dB, not weighted)	17
Figure 15: Signal-to-noise ratio (Vs = 26 V, gain = 20.6 dB, not weighted)	17
Figure 16: Signal-to-noise ratio (Vs = 26 V, gain = 32.6 dB, A-weighted)	18
Figure 17: Signal-to-noise ratio (Vs = 26 V, gain = 20.6 dB, A-weighted)	18
Figure 18: Crosstalk Vs = 26 V	18
Figure 19: FFT (0 dB) Vs = 26 V	18
Figure 20: FFT (-60 dB) Vs = 26 V	
Figure 21: PowerSSO-36 EPU package outline	21



1 Device block diagram

Figure 1: "Internal block diagram (showing one channel only)" shows the block diagram of one of the two identical channels of the TDA7492E.








2 Pin description

2.1 Pinout





2.2 Pin list

Table 2: Pin description list							
Number	Name	Туре	Description				
1	SUB_GND	PWR	Connect to the frame				
2, 3	OUTPB	0	Positive PWM for right channel				
4, 5	PGNDB	PWR	Power stage ground for right channel				
6, 7	PVCCB	PWR	Power supply for right channel				
8, 9	OUTNB	0	Negative PWM output for right channel				
10, 11	OUTNA	0	Negative PWM output for left channel				
12, 13	PVCCA	PWR	Power supply for left channel				
14, 15	PGNDA	PWR	Power stage ground for left channel				
16, 17	OUTPA	0	Positive PWM output for left channel				
18	PGND	PWR	Power stage ground				
19	VDDPW	0	3.3 V (nominal) regulator output referred to ground for power stage				
20	STBY	I	Standby mode control				
21	MUTE	I	Mute mode control				
22	INPA	I	Positive differential input of left channel				
23	INNA	I	Negative differential input of left channel				
24	ROSC	0	Master oscillator frequency-setting pin				
25	SYNCLK	I/O	Clock in/out for external oscillator				
26	VDDS	0	3.3 V (nominal) regulator output referred to ground for signal blocks				
27	SGND	PWR	Signal ground				
28	DIAG	0	Open-drain diagnostic output				
29	SVR	0	Supply voltage rejection				
30	PLIMIT	I	Output voltage level setting				
31	GAIN	I	Gain setting input				
32	INPB	I	Positive differential input of right channel				
33	INNB	I	Negative differential input of right channel				
34	VREF	0	Half VDDS (nominal) referred to ground				
35	SVCC	PWR	Signal power supply				
36	VSS	0	3.3 V (nominal) regulator output referred to power supply				
-	EP	-	Exposed pad for heatsink, to be connected to GND				

Table 2: Pin description list



3 Electrical specifications

3.1 Absolute maximum ratings

Table 3: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vcc	DC supply voltage for pins PVCCA, PVCCB, SVCC	30	V
VI	Voltage limits for input pins STBY, MUTE, INNA, INPA, INNB, INPB, GAIN, MODE	-0.3 to +4.6	V
T _{op}	Operating temperature	-40 to +85	°C
Tj	Junction temperature	-40 to +150	°C
T _{stg}	Storage temperature	-40 to +150	°C

3.2 Thermal data

Table 4: Thermal data

Symbol Parameter		Min.	Тур.	Max.	Unit
R _{th j-case}	Thermal resistance, junction-to-case	-	2.98		°C/W



3.3 Electrical specifications

Unless otherwise stated, the results in *Table 5: "Electrical specifications"* below are given for the conditions: $V_{CC} = 26 \text{ V}$, $R_L = 6 \Omega$, $R_{OSC} = 33 \text{ k}\Omega$, f = 1 kHz, $G_V = 20.8 \text{ dB}$ and Tamb = 25 °C.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vcc	Supply voltage for pins PVCCA, PVCCB, SVCC	-	7	-	26	V
Iq	Total quiescent current	Without LC, no load	-	40		mA
Iqstby	Quiescent current in standby	-	-	1	-	μA
Vos	Output offset voltage	Vi = 0, Av = 20 dB, no load		20		mV
IOCP	Overcurrent protection threshold	R _L = 0 Ω	9	10	13	А
Tj	Junction temperature at thermal shutdown	-	140	150	160	°C
Ri	Input resistance	Differential input		60	-	kΩ
P . ou	Power transistor	High side	-	0.2	-	Ω
R_{dsON}	on-resistance	Low side	-	0.2	-	
	Closed-loop gain	GAIN < 0.25*Vdd		20.8	-	dB
Gv		0.25*Vdd < GAIN < 0.5*Vdd	-	26.8	-	
Gv		0.5*Vdd < GAIN < 0.75*Vdd	-	30	-	
		GAIN1>0.75*Vdd	-	32.8	-	
ΔG_{V}	Gain matching	-	-	-	±1	dB
СТ	Crosstalk	f = 1 kHz	-	70	-	dB
SVRR	Supply voltage rejection ratio	$\label{eq:result} \begin{array}{l} \mbox{fr} = 100 \mbox{ Hz}, \mbox{ Vr} = 0.5 \mbox{ V}, \\ \mbox{C}_{\text{SVR}} = 10 \mu \mbox{F} \end{array}$	-	60	-	dB
Tr, Tf	Rise and fall times	PWM signal 50% duty cycle	-	24	40	ns
fsw	Switching frequency	Internal oscillator with external Rosc = 33 kΩ	-	500	-	kHz
f _{SWR}	Output switching frequency range	With internal oscillator by changing Rosc ⁽¹⁾	450	-	550	kHz
VinH	Digital input high (H)	-	2.0	-	-	v
VinL	Digital input low (L)		-	-	0.8	v
		STBY < 0.5 V Mute = 'X'	Standby			
Function mode	Standby, Mute, Play	STBY > 2.5 V Mute < 0.8 V	Mute			
		STBY > 2.5 V Mute > 2.5 V	Play			
A _{MUTE}	Mute attenuation	V _{MUTE} = 1 V	60	80	-	dB

Notes:

 $^{(1)}f_{SW}$ = 10⁶ / [(12 * R_{OSC} + 110) * 4] kHz, f_{SYNCLK} = 2 * f_{SW} (where R_{OSC} is in $k\Omega$ and f_{SW} in kHz) with Rosc = 33 kΩ.



3.4 Stereo BTL application

All specifications are for V_{CC} = 22 V, Rosc = 33 k Ω , f = 1 kHz, Tamb = 25 °C, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
		R _L = 6 Ω, THD = 10%	-	41	-	
	Output power	R _L = 6 Ω, THD = 1%	-	32	-	
Po		R_L = 6 Ω, THD = 10%, V _{CC} = 26 V	-	57	-	W
		R_L = 6 Ω, THD = 1%, V _{CC} = 26 V	-	44	-	
THD	Total harmonic distortion	$P_o = 1 \text{ W}$, fin = 1 kHz	-	0.04	-	%
VN	Total output noise	Inputs shorted and connected to GND, A curve, $G_V = 20.8 \text{ dB}$	-	150	-	μV

3.5 Parallel BTL (mono) application

All specifications are for V_{CC} = 22 V, Rosc = 33 k Ω , f = 1 kHz, Tamb = 25 °C, INPB, INNB connected to VDDS, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
	Output power	R∟ = 3 Ω, THD = 10%	-	90	-	
		R _L = 3 Ω, THD = 1%	-	70	-	
Po		R _L = 3 Ω, THD = 10%, Vcc = 26 V	-	110	-	W
		$\label{eq:RL} \begin{array}{l} R_L = 3 \; \Omega, \; THD = 1\%, \\ V_CC = 26V \end{array}$	-	86	-	
THD	Total harmonic distortion	$P_{o} = 1 \text{ W}, \text{ fin} = 1 \text{ kHz}$	-	0.04	-	%
VN	Total output noise	Inputs shorted and connected to GND, A curve, $G_V = 20.8 \text{ dB}$	-	150	-	μV

Table 7: Stereo BTL (mono) application



4 Application information

4.1 Gain setting

The four gain settings of the TDA7492E are set by GAIN (pin 31). Internally, gain is set by changing the feedback resistors of the amplifier.

Table 0. Gain settings				
Voltage on GAIN pin	Total gain	Application recommendations		
V _{GAIN} < 0.25*VDDS	20.8 dB	GAIN pin connected to SGND		
0.25^{*} VDDS < V _{GAIN} < 0.5^{*} VDDS	26.8 dB	External resistor divider <100 k		
0.5^* VDDS < V _{GAIN} < 0.75^* VDDS	30 dB	External resistor divider <100 k		
V _{GAIN} > 0.75*VDDS	32.8 dB	GAIN pin connected to VDDS		

Table	8:	Gain	settings
1 4 5 1 0	•••	••••••	oottingo

4.2 Stereo and mono applications

The TDA7492E can be used in stereo BTL or in mono BTL configuration. When the input pins, INPB and INNB of the right channel are directly shorted to VDDS (without input capacitors) the device is in mono configuration as shown in *Figure 3: "Mono BTL settings"*.




Figure 3: Mono BTL settings

4.3 Smart protections

4.3.1 Overcurrent protection (OCP)

If the overcurrent protection threshold is reached, the power stage will be shut down immediately. The device will recover automatically when the fault is removed.

The overcurrent protection scheme is shown in *Table 9: "Overcurrent protection"*. Two typical thresholds are as follows.

Table 9: Overcurrent protection

	I (Shutdown)
High side (A)	11.2
Low side (A)	10.0



Application information

The thresholds in MUTE mode are reduced to about 1/2 and two typical thresholds are as follows.

	I (Shutdown)
High side (A)	6.2
Low side (A)	5.9

Table 10: Overcurrent	protection	(mute mode)

4.3.2 Thermal protection

When internal die temperature exceeds 140 °C, the device enters into Mute by pulling the MUTE pin low first.

When internal die temperature exceeds 150 °C, the device directly shuts down the power stage. The TDA7492E automatically recovers when the temperature become lower than the threshold.

4.3.3 Power limit

A built-in power limit is used to limit the output voltage level below the supply rail by limiting the duty cycle. The limit level is set through the voltage at PLIMIT (pin 30). The pin voltage is set by the following equation:

$$VPLIMIT = V_{DD} \left[\frac{(Rdn//400k)}{(Rdn//400k + Rup)} \right]$$




Figure 4: Recommended power limit pin connections

It is recommended that external resistors are less than 40 k Ω if a voltage divider is used as shown in *Figure 4: "Recommended power limit pin connections"*. The relationship of the maximum duty cycle (Dmax) and the voltage at P_{LIMIT} is:

$$Dmax = \frac{\left\{8.8 \times \frac{VPLIMIT}{V_{cc} - \frac{2 \times V_{cc} \times Rs}{Rload \times 2 \times Rs}} + 1\right\}}{2}$$

Where V_{CC} is the power supply voltage, VPLIMIT is the voltage applied at the P_{LIMIT} pin, Rs is the series resistance including Rdson of power transistor, output filter resistance and bonding wire resistance. Rload is the load resistance.



An example of maximum effective control voltage at P_{LIMIT} vs. power supply and load resistance is shown in *Table 11: "Max effective voltage of PLIMIT pin vs. power supply and load"*.

Rload	Power supply			
Riodu	7 V	13 V	24 V	
4 Ω	0.71 V	1.32 V	2.44 V	
6 Ω	0.74 V	1.37 V	2.53 V	
8 Ω	0.75 V	1.39 V	2.57 V	

Table 11: Max effective voltage of PLIMIT pin vs. power supply and load

4.4 Mode selection

The three operating modes of the TDA7492E are set by two inputs: STBY (pin 20) and MUTE (pin 21).

- Standby mode: all circuits are turned off, very low current consumption.
- Mute mode: inputs are connected to ground and the positive and negative PWM outputs are at 50% duty cycle
- Play mode: the amplifiers are active.

The protection functions of the TDA7492E are implemented by pulling down the voltages of the STBY and MUTE inputs shown in *Figure 5: "Standby and mute circuits"*. The input current of the corresponding pins must be limited to 200 μ A.


Mode	STBY	MUTE
Standby	L <i>(</i> 1)	X (don't care)
Mute	Н	L
Play	Н	Н

Table 12: Mode settings

Notes:

⁽¹⁾Drive levels defined in *Table 5: "Electrical specifications"*.









Figure 6: Turn-on/off sequence for minimizing speaker "pop"




14/24



TDA7492E

5 Schematic diagram



DocID027638 Rev 1



57

6 Characterization curves


Unless otherwise stated, measurements were made under the following conditions: $V_{CC} = 22 \text{ V}$, RI = 6 Ω , f = 1 kHz, Gv = 20.8 dB, R_{OSC} = 33 k Ω , T_{amb} = 25 °C.


Note: Maximum output power must be derated according to case temperature.

6.1 Stereo configuration

The following characterization curves were made using the TDA7492E demonstration board (*Figure 7: "Application circuit"*). The characterization curves were made under the following test conditions:

Vs = 7 and 26 V, R_I = 6 Ω , Rosc = 33 k Ω , Cosc = 100 nF, Gain = 20.8 dB and Tamb = 25°C unless otherwise specified.






16/24


DocID027638 Rev 1



TDA7492E

Characterization curves









Characterization curves

TDA7492E






DocID027638 Rev 1



TDA7492E





7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.


7.1 PowerSSO36 EPU package information

The device comes in a 36-pin PowerSSO package with exposed pad up (EPU).

Figure 21: "PowerSSO-36 EPU package outline" shows the package outline and *Table 13: "PowerSSO-36 EPU package mechanical data"* gives the dimensions.







DocID027638 Rev 1

57

Package information

TDA7492E

	Table 13: PowerSSO-36 EPU package mechanical data					
Symbol	Di	mensions in I	nm	Dimensions in inches		ches
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
А	2.15	-	2.45	0.085	-	0.096
A2	2.15	-	2.35	0.085	-	0.093
a1	0	-	0.10	0	-	0.004
b	0.18	-	0.36	0.007	-	0.014
с	0.23	-	0.32	0.009	-	0.013
D	10.10	-	10.50	0.398	-	0.413
E	7.40	-	7.60	0.291	-	0.299
е	-	0.5	-	-	0.020	-
e3	-	8.5	-	-	0.335	-
F	-	2.3	-	-	0.091	-
G	-	-	0.10	-	-	0.004
Н	10.10	-	10.50	0.398	-	0.413
h	-	-	0.40	-	-	0.016
k	0	-	8 degrees	0	-	8 degrees
L	0.55	-	0.85	0.022	-	0.033
М	-	4.30	-	-	0.169	-
N	-	-	10 degrees	-	-	10 degrees
0	-	1.20	-	-	0.047	-
Q	-	0.80	-	-	0.031	-
S	-	2.90	-	-	0.114	-
Т	-	3.65	-	-	0.144	-
U	-	1.00	-	-	0.039	-
Х	4.10	-	4.70	0.161	-	0.185
Y	4.90	-	7.10	0.193	-	0.280

22/24



8 Revision history

Table 14: Document revision history

Date	Revision	Changes
24-Feb-2017	1	Initial release



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

