

TL07xx Low-Noise JFET-Input Operational Amplifiers

1 Features

- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Total Harmonic Distortion: 0.003% Typical
- Low Noise
- $V_n = 18 \text{ nV}/\sqrt{\text{Hz}}$ Typ at f = 1 kHz
- High-Input Impedance: JFET Input Stage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- High Slew Rate: 13 V/µs Typical
- Common-Mode Input Voltage Range
 Includes V_{CC+}

2 Applications

- Motor Integrated Systems: UPS
- Drives and Control Solutions: AC Inverter and VF Drives
- Renewables: Solar Inverters
- Pro Audio Mixers
- DLP Front Projection System
- Oscilloscopes

3 Description

The TL07xx JFET-input operational amplifier family is designed to offer a wider selection than any previously developed operational amplifier family. Each of these JFET-input operational amplifiers incorporates well-matched, high-voltage JFET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low-input bias and offset currents, and low offset-voltage temperature coefficient. The low harmonic distortion and low noise make the TL07xseries ideally suited for high-fidelity and audio pre-amplifier applications. Offset adjustment and external compensation options are available within the TL07x family.

PACKAGE	BODY SIZE (NOM)
SOIC (14)	8.65 mm × 3.91 mm
SOIC (8)	4.90 mm x 3.90 mm
LCCC (20)	8.89 mm × 8.89 mm
PDIP (8)	9.59 mm x 6.67 mm
CDIP (14)	19.56 mm × 6.92 mm
PDIP (8)	9.59 mm x 6.35 mm
SO (8)	6.20 mm x 5.30 mm
PDIP (14)	19.3 mm × 6.35 mm
SO (14)	10.30 mm × 5.30 mm
TSSOP (8)	4.40 mm x 3.00 mm
TSSOP (14)	5.00 mm × 4.40 mm
	PACKAGE SOIC (14) SOIC (8) LCCC (20) PDIP (8) CDIP (14) PDIP (8) SO (8) PDIP (14) SO (14) TSSOP (8) TSSOP (14)

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Symbols











V_{CC}-

NC

3IN+

3

						5115			
	1		PIN			1		+	
	TL	071		TL072		TLC)74	-	
NAME	SOIC, PDIP, SO	LCCC	SOIC, CDIP, PDIP, SO	CFP	LCCC	SOIC, CDIP, PDIP, SO, CFP	LCCC	I/O	DESCRIPTION
1IN-	—	—	2	3	5	2	3	Ι	Inverting input
1IN+		_	3	4	7	3	4	I	Non-Inverting input
10UT	—	_	1	2	2	1	2	0	Output
2IN-	—	_	6	7	15	6	9	I	Inverting input
2IN+	_	_	5	6	12	5	8	I	Non-Inverting input
20UT	_	_	7	8	17	7	10	0	Output
3IN-	_	_		_	—	9	13	I	Inverting input
3IN+	—	_		_	—	10	14	I	Non-Inverting input
3OUT	—	_		_	—	8	12	0	Output
4IN-	—	_		_	—	13	19	I	Inverting input
4IN+	—	_		_	—	12	18	I	Non-Inverting input
4OUT		_	—	—	—	14	20	0	Output
IN-	2	5	—	_	—		_	I	Inverting input
IN+	3	7	—	_	—	_	—	Ι	Non-Inverting input
		1			1				
		3			—				
		4		1	—		1		
		6		1	—		I		
		8			—				
		9			9				
NC ⁽¹⁾	8	11	—		11	_	5	_	Do not connect
		13			13		7		
		14			14		11		
		16		0	16		15		
		18			18				
		19			40		17		
		20			19				
OFFSET N1	1	2	_	_	_		_	_	Input offset adjustment
OFFSET N2	5	12	_	_	_	_	_	_	Input offset adjustment
OUT	6	15	_		_	_	_	0	Output
V _{CC} -	4	10	4	5	10	11	16	_	Power supply
V _{CC+}	7	17	8	9	20	4	6	_	Power supply

Pin Functions

(1) NC - No internal connection

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V_{CC+} - V_{CC-}	Supply voltage ⁽²⁾	-18	18	V
V _{ID}	Differential input voltage ⁽³⁾	-30	30	V
VI	Input voltage ⁽²⁾⁽⁴⁾	-15	15	V
	Duration of output short circuit ⁽⁵⁾	Unlir	nited	
TJ	Operating Virtual Junction Temperature		150	°C
	Case temperature for 60 seconds - FK package		260	°C
	Lead temperature 1.8 mm (1/16 inch) from case for 10 seconds		300	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}.

(3) Differential voltages are at IN+, with respect to IN-.

(4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.

(5) The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC+}	Supply voltage		5	15	V
V _{CC} -	Supply voltage		-5	-15	V
V _{CM}	Common-mode voltage		V _{CC-} + 4	$V_{CC+} - 4$	V
		TL07xM	-55	125	
-		TL08xQ	-40	125	**
IA	Operating free-air temperature	TL07xl	-40	85	ι,
		TL07xA, TL07xB, TL07xC	0	70	

6.4 Thermal Information

		TL071/TL072/TL074											
THERMAL METRIC ⁽¹⁾		D (S	(SOIC) FK (LCCC) J (CDIP)		N (I	N (PDIP) NS ((SO) F (TS		W SOP)	UNIT		
		8 PINS	14 PINS	20 PINS	8 PINS	14 PINS	8 PINS	14 PINS	8 PINS	14 PINS	8 PINS	14 PINS	
$R_{\theta J A}$	Junction-to-ambient thermal resistance	97	86	_	_	_	85	80	95	76	150	113	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	_	_	5.61	15.05	14.5	_	_	_	_	_	_	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics, TL07xC, TL07xAC, TL07xBC, TL07xI

 $V_{CC} \pm = \pm 15 \text{ V}$ (unless otherwise noted)

PA	RAMETER	T	EST	T _A ⁽²⁾	TL071 T	C, TL07: L074C	2C,	TL071	AC, TL07 L074AC	72AC,	TL071	BC, TL07 L074BC	2BC,	TL071I,	TL072I, T	L074I	UNIT
		COND	ITIONS"		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V	Input offset	V 0	D 50.0	25°C		3	10		3	6		2	3		3	6	
V _{IO}	voltage	$V_{0} = 0,$	$R_{S} = 50 \Omega$	Full range			13			7.5			5			8	mv
αV _{IO}	Temperature coefficient of input offset voltage	V _O = 0,	R _S = 50 Ω	Full range		18			18			18			18		µV/°C
	Input offset	V = 0		25°C		5	100		5	100		5	100		5	100	pА
IO	current	v ₀ = 0		Full range			10			2			2			2	nA
	Input bias	V 0		25°C		65	200		65	200		65	200		65	200	pА
IB	current ⁽³⁾	$V_0 = 0$		Full range			7			7			7			7	nA
V _{ICR}	Common-mode input voltage range			25°C	±11	-12 to 15		±11	-12 to 15		±11	-12 to 15		±11	-12 to 15		V
	Maximum peak	R_L = 10 k Ω		25°C	±12	±13.5		±12	±13.5		±12	±13.5		±12	±13.5		
V _{OM}	output voltage	R _L ≥ 10 kΩ		E. I. I. I. I. I.	±12			±12			±12			±12			V
	swing	R _L ≥ 2 kΩ		Full range	±10			±10			±10			±10			
	Large-signal			25°C	25	200		50	200		50	200		50	200		
A _{VD}	differential voltage amplification	$V_0 = \pm 10 V$,	R _L ≥ 2 kΩ	Full range	15			25			25			25			V/mV
B ₁	Utility-gain bandwidth			25°C		3			3			3			3		MHz
r	Input resistance			25°C		10 ¹²			10 ¹²			10 ¹²			10 ¹²		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$ $V_O = 0,$	l, R _S = 50 Ω	25°C	70	100		75	100		75	100		75	100		dB
k _{SVR}	Supply-voltage rejection ratio $(\Delta V_{CC\pm}/\Delta V_{IO})$	$V_{CC} = \pm 9 V to$ $V_{O} = 0,$	o ±15 V, R _S = 50 Ω	25°C	70	100		80	100		80	100		80	100		dB
I _{cc}	Supply current (each amplifier)	V ₀ = 0,	No load	25°C		1.4	2.5		1.4	2.5		1.4	2.5		1.4	2.5	mA
V ₀₁ /V ₀₂	Crosstalk attenuation	A _{VD} = 100		25°C		120			120			120			120		dB

All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified.
 Full range is T_A = 0°C to 70°C for TL07_C, TL07_AC, TL07_BC and is T_A = -40°C to 85°C for TL07_I.
 Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as

shown in Figure 1. Pulse techniques must be used that maintain the junction temperature as close to the ambient temperature as possible.

6.6 Electrical Characteristics, TL07xM

$V_{cc.} = +15 V ($	unless otherwise	noted)
$V_{CC+} - \pm 10$ V (noteu)

	DADAMETED		T (2)	TL	071M, TL072	2M		TL074M		LINUT
	PARAMETER	TEST CONDITIONS "	IA ⁽⁻⁾	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT
V	Input offect veltage	V 0 D 50.0	25°C		3	6		3	9	
VIO	input onset voltage	$V_0 = 0, R_S = 50 \Omega$	Full range			9			15	mv
α_{VIO}	Temperature coefficient of input offset voltage	$V_O=0,R_S=50~\Omega$	Full range		18			18		µV/°C
	Input offect ourrent	N/ 0	25°C		5	100		5	100	pА
IO	input onset current	$v_0 = 0$	Full range			20			20	nA
	Input biog ourrent	N 0	25°C		65	200		65	200	pА
IB	input bias current	$v_0 = 0$				50			20	nA
V _{ICR}	Common-mode input voltage range		25°C	±11	-12 to 15		±11	-12 to 15		V
		$R_L = 10 \text{ k}\Omega$	25°C	±12	±13.5		±12	±13.5		
V _{OM}	Maximum peak output	R _L ≥ 10 kΩ	E. H. and a s	±12			±12			V
	voltago oming	R _L ≥ 2 kΩ	Full range	±10			±10			
	Large-signal differential		25°C	35	200		35	200		\//ma\/
A _{VD}	voltage amplification	$V_0 = \pm 10 V, R_1 \ge 2 R\Omega_2$		15			15			V/IIIV
B ₁	Unity-gain bandwidth				3			3		MHz
r _i	Input resistance				10 ¹²			10 ¹²		Ω
CMRR	Common-mode rejection ratio		25°C	80	86		80	86		dB
k _{SVR}	Supply-voltage rejection ratio $(\Delta V_{CC\pm}/\Delta V_{IO})$		25°C	80	86		80	86		dB
I _{CC}	Supply current (each amplifier)	$V_{O} = 0$, No load	25°C		1.4	2.5		1.4	2.5	mA
V ₀₁ /V ₀₂	Crosstalk attenuation	A _{VD} = 100	25°C		120			120		dB

 Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 1. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.

(2) All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified. Full range is $T_A = -55^{\circ}C$ to 125°C.

6.7 Switching Characteristics

 $V_{CC\pm} = \pm 15 \text{ V}, \text{ } T_A = 25^{\circ}\text{C}$

	PARAMETER TEST CONDITIONS		TL07xM			TL07xC TL07x	UNIT			
				MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_{I} = 10 V,$ $C_{L} = 100 \text{ pF},$	R _L = 2 kΩ, See Figure 20	5	13		8	13		V/µs
+	Rise-time overshoot	V _I = 20 V,	$R_{L} = 2 k\Omega$,		0.1			0.1		μs
۲	factor	C _L = 100 pF,	See Figure 20		20%			20%		
V	Equivalent input noise	B 20.0	f = 1 kHz		18			18		nV/√Hz
۷n	voltage	$R_{\rm S} = 20.02$	f = 10 Hz to 10 kHz		4			4		μV
l _n	Equivalent input noise current	$R_{S} = 20 \Omega,$	f = 1 kHz		0.01			0.01		pA/√Hz
THD	Total harmonic distortion	V_{I} rms = 6 V, $R_{L} \ge 2 k\Omega$, f = 1 kHz,	A _{VD} = 1, RS ≤ 1 kΩ,	(0.003%		(0.003%		

6.8 Typical Characteristics

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

			Figure
I _{IB}	Input bias current	versus Free-air temperature	Figure 1
V _{OM}	Maximum peak output voltage	versus Frequency versus Free-air temperature versus Load resistance versus Supply voltage	Figure 2, Figure 3, Figure 4 Figure 5 Figure 6 Figure 7
A _{VD}	Large signal differential voltage amplification	versus Free-air temperature versus Load resistance	Figure 8 Figure 9
	Phase shift	versus Frequency	Figure 9
	Normalized unity-gain bandwidth	versus Free-air temperature	Figure 10
	Normalized phase shift	versus Free-air temperature	Figure 10
CMRR	Common-mode rejection ratio	versus Free-air temperature	Figure 11
I _{CC}	Supply current	versus Free-air temperature versus Supply voltage	Figure 12 Figure 13
PD	Total power dissipation	versus Free-air temperature	Figure 14
	Normalized slew rate	versus Free-air temperature	Figure 15
V _n	Equivalent input noise voltage	versus Frequency	Figure 16
THD	Total harmonic distortion	versus Frequency	Figure 17
	Large-signal pulse response	versus Time	Figure 18
Vo	Output voltage	versus Elapsed time	Figure 19

Table 1. Table of Graphs









7 Parameter Measurement Information



Figure 20. Unity-Gain Amplifier



Figure 21. Gain-of-10 Inverting Amplifier



Figure 22. Input Offset-Voltage Null Circuit

8 Detailed Description

8.1 Overview

The JFET-input operational amplifiers is in the TL07xx series are similar to the TL08x series, with low input bias and offset currents and fast slew rate. The low harmonic distortion and low noise make the TL07xx series ideally suited for high-fidelity and audio preamplifier applications. Each amplifier features JFET inputs (for high input impedance) coupled with bipolar output stages integrated on a single monolithic chip.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.

8.2 Functional Block Diagram



All component values shown are nominal.

COMPONENT COUNT [†]								
COMPONENT TYPE	TL071	TL072	TL074					
Resistors	11	22	44					
Transistors	14	28	56					
JFET	2	4	6					
Diodes	1	2	4					
Capacitors	1	2	4					
epi-FET	1	2	4					

[†] Includes bias and trim circuitry

8.3 Feature Description

8.3.1 Total Harmonic Distortion

Harmonic distortions to an audio signal are created by electronic components in a circuit. Total harmonic distortion (THD) is a measure of harmonic distortions accumulated by a signal in an audio system. These devices have a very low THD of 0.003% meaning that the TL07x devices will add little harmonic distortion when used in audio signal applications.

8.3.2 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. These devices have a 13-V/µs slew rate.

8.4 Device Functional Modes

These devices are powered on when the supply is connected. This device can be operated as a single-supply operational amplifier or dual-supply amplifier depending on the application.

Application and Implementation 9

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A typical application for an operational amplifier is an inverting amplifier. This amplifier takes a positive voltage on the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.

9.2 Typical Application



Figure 23. Inverting Amplifier

9.2.1 Design Requirements

The supply voltage must be chosen such that it is larger than the input voltage range and output range. For instance, this application will scale a signal of ±0.5 V to ±1.8 V. Setting the supply at ±12 V is sufficient to accommodate this application.

9.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier:

$$A_{V} = \frac{VOUT}{VIN}$$
(1)
$$A_{V} = \frac{1.8}{-0.5} = -3.6$$
(2)

(2)

Once the desired gain is determined, choose a value for RI or RF. Choosing a value in the kilohm range is desirable because the amplifier circuit will use currents in the milliamp range. This ensures the part will not draw too much current. This example will choose 10 k Ω for RI which means 36 k Ω will be used for RF. This was determined by Equation 3.

$$A_{V} = -\frac{RF}{RI}$$
(3)

Typical Application (continued)

9.2.3 Application Curve



Figure 24. Input and Output Voltages of the Inverting Amplifier

9.3 System Examples



Figure 25. 0.5-Hz Square-Wave Oscillator

Figure 26. High-Q Notch Filter

System Examples (continued)



Figure 27. 100-kHz Quadrature Oscillator



10 Power Supply Recommendations

CAUTION

Supply voltages larger than 36 V for a single-supply or outside the range of \pm 18 V for a dual-supply can permanently damage the device (see the *Absolute Maximum Ratings*).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout*.

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
 operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to *Circuit Board Layout Techniques*, (SLOA089).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting
 input minimizes parasitic capacitance, as shown in *Layout Example*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce

Layout Guidelines (continued)

leakage currents from nearby traces that are at different potentials.

11.2 Layout Example



Figure 29. Operational Amplifier Board Layout for Noninverting Configuration



Figure 30. Operational Amplifier Schematic for Noninverting Configuration

MECHANICAL DATA

MCER001A - JANUARY 1995 - REVISED JANUARY 1997



CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

U (S-GDFP-F10)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F10 and JEDEC MO-092AA

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a metal lid.

D. Falls within JEDEC MS-004

LEADLESS CERAMIC CHIP CARRIER

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.

E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.

PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{9.} Board assembly site may have different recommendations for stencil design.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.